MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 22:13:13 -06:00
Code Issues Projects Releases Wiki Activity

Fix Interrupt Management in CBIOS Initialization

Browse Source 
There was a path through CBIOS initialization where interrupts were left disabled.  This only became apparent in the new "romless" configuration.
This commit is contained in:
Wayne Warthen
2022-03-23 14:52:49 -07:00
parent 7549789248
commit 0efd08539e
3 changed files with 3 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
Source/CBIOS/cbios.asm
View File

@@ -2055,7 +2055,7 @@ INIT:
.DB "\r\nStarting INIT....$"
#ENDIF
;
DI ; NO INTERRUPTS FOR NOW
;DI ; NO INTERRUPTS FOR NOW
; ADJUST BOOT VECTOR TO REBOOT ROUTINE
LD HL,REBOOT ; GET REBOOT ADDRESS

2
Source/ver.inc
View File

@@ -2,4 +2,4 @@
#DEFINE RMN 1
#DEFINE RUP 1
#DEFINE RTP 0
#DEFINE BIOSVER "3.1.1-pre.162"
#DEFINE BIOSVER "3.1.1-pre.163"

2
Source/ver.lib
View File

@@ -3,5 +3,5 @@ rmn equ 1
rup equ 1
rtp equ 0
biosver macro
db "3.1.1-pre.162"
db "3.1.1-pre.163"
endm