|
|
@ -816,14 +816,13 @@ INT_CTC0A .EQU 0 ; ZILOG CTC 0, CHANNEL A |
|
|
INT_CTC0B .EQU 1 ; ZILOG CTC 0, CHANNEL B |
|
|
INT_CTC0B .EQU 1 ; ZILOG CTC 0, CHANNEL B |
|
|
INT_CTC0C .EQU 2 ; ZILOG CTC 0, CHANNEL C |
|
|
INT_CTC0C .EQU 2 ; ZILOG CTC 0, CHANNEL C |
|
|
INT_CTC0D .EQU 3 ; ZILOG CTC 0, CHANNEL D |
|
|
INT_CTC0D .EQU 3 ; ZILOG CTC 0, CHANNEL D |
|
|
INT_UART0 .EQU 4 ; UART 0 |
|
|
|
|
|
INT_UART1 .EQU 5 ; UART 1 |
|
|
|
|
|
;INT_SIO0 .EQU 7 ; ZILOG SIO 0, CHANNEL A & B |
|
|
;INT_SIO0 .EQU 7 ; ZILOG SIO 0, CHANNEL A & B |
|
|
INT_SIO1 .EQU 8 ; ZILOG SIO 1, CHANNEL A & B |
|
|
INT_SIO1 .EQU 8 ; ZILOG SIO 1, CHANNEL A & B |
|
|
INT_PIO0A .EQU 9 ; ZILOG PIO 0, CHANNEL A |
|
|
INT_PIO0A .EQU 9 ; ZILOG PIO 0, CHANNEL A |
|
|
INT_PIO0B .EQU 10 ; ZILOG PIO 0, CHANNEL B |
|
|
INT_PIO0B .EQU 10 ; ZILOG PIO 0, CHANNEL B |
|
|
INT_PIO1A .EQU 11 ; ZILOG PIO 1, CHANNEL A |
|
|
INT_PIO1A .EQU 11 ; ZILOG PIO 1, CHANNEL A |
|
|
INT_PIO1B .EQU 12 ; ZILOG PIO 1, CHANNEL B |
|
|
INT_PIO1B .EQU 12 ; ZILOG PIO 1, CHANNEL B |
|
|
|
|
|
|
|
|
#ENDIF |
|
|
#ENDIF |
|
|
|
|
|
|
|
|
#IF ((PLATFORM != PLT_MBC) & (PLATFORM != PLT_DUO)) |
|
|
#IF ((PLATFORM != PLT_MBC) & (PLATFORM != PLT_DUO)) |
|
|
|