MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 22:43:15 -06:00
Code Issues Projects Releases Wiki Activity

Update dbgmon.asm

Browse Source
This commit is contained in:
lynchaj
2021-07-19 15:37:33 -04:00
committed by GitHub
parent 7587f1fbba
commit 3349f68213
1 changed files with 10 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

12
Source/Apps/ramtest/dbgmon.asm
View File

@@ -919,9 +919,12 @@ DATABUSCHECK:
LD ($0000),A ; WRITE TO LOWEST RAM ADDRESS
LD C,($0000) ; READ VALUE FROM LOWEST RAM ADDRESS
CP C ; IS IT SAME AS WRITTEN?
JP NZ,DATABUSFAIL ; DATA BUS FAIL HANDLER ROUTINE
INC A ; GET NEXT VALUE
JP NZ,DATABUSFAIL ; NO? DATA BUS FAIL HANDLER ROUTINE
INC A ; YES, GET NEXT VALUE
JP NZ,DATABUSCHECK ; REPEAT FOR ALL 256 VALUES
LD HL,TXT_DATA_BUS_PASS ; POINT AT DATA BUS PASS TEXT
CALL MSG ; PRINT DATA BUS PASS LABEL
JP MEMSIZELOOP ; CONTINUE WITH REST OF RAM TEST
DATABUSFAIL:
PUSH A ; STORE FAILED VALUE
@@ -1169,6 +1172,11 @@ TXT_DATA_BUS_FAIL:
.DB "DATA BUS FAIL, VALUE ="
.DB ENDT
TXT_DATA_BUS_PASS:
.DB CR,LF
.DB "DATA BUS PASS "
.DB CR,LF,ENDT
TXT_SKIP_16:
.DB CR,LF
.DB "SKIPPING PAGE 0F "