From 766a65bed01c39b32509c829aa308bad4c81c767 Mon Sep 17 00:00:00 2001 From: Wayne Warthen Date: Mon, 27 Jan 2025 19:22:31 -0800 Subject: [PATCH] More Config Tweaks --- Doc/RomWBW Applications.pdf | Bin 378323 -> 378532 bytes Doc/RomWBW Disk Catalog.pdf | Bin 222652 -> 222623 bytes Doc/RomWBW Hardware.pdf | Bin 296012 -> 296065 bytes Doc/RomWBW Introduction.pdf | Bin 93178 -> 92888 bytes Doc/RomWBW System Guide.pdf | Bin 616697 -> 616696 bytes Doc/RomWBW User Guide.pdf | Bin 558149 -> 558149 bytes ReadMe.md | 5 ++- ReadMe.txt | 5 ++- Source/Doc/Hardware.md | 2 +- Source/HBIOS/Config/RCZ180_ext_std.asm | 22 +++++++++++- Source/HBIOS/Config/RCZ180_nat_std.asm | 22 +++++++++++- Source/HBIOS/Config/RCZ180_z1rcc_std.asm | 3 +- Source/HBIOS/Config/RCZ280_ext_std.asm | 2 +- Source/HBIOS/Config/RCZ280_nat_std.asm | 2 +- Source/HBIOS/Config/RCZ280_zz80mb_std.asm | 2 +- Source/HBIOS/Config/RCZ280_zzrcc_ram_std.asm | 2 +- Source/HBIOS/Config/RCZ280_zzrcc_std.asm | 2 +- ...RCZ80_jbl_std.asm => RCZ80_coleco_std.asm} | 21 ++--------- Source/HBIOS/Config/RCZ80_easy_std.asm | 24 ++++++++++--- Source/HBIOS/Config/RCZ80_ez512_std.asm | 33 ++++++++++++------ Source/HBIOS/Config/RCZ80_k80w_std.asm | 7 ++-- Source/HBIOS/Config/RCZ80_kio_std.asm | 7 ---- Source/HBIOS/Config/RCZ80_skz_std.asm | 23 ++++++++++-- Source/HBIOS/Config/RCZ80_std.asm | 16 ++++++++- Source/HBIOS/Config/RCZ80_tiny_std.asm | 23 ++++++++++-- Source/HBIOS/Config/RCZ80_zrc512_std.asm | 28 +++++++++++++-- Source/HBIOS/Config/RCZ80_zrc_ram_std.asm | 29 +++++++++++++-- Source/HBIOS/Config/RCZ80_zrc_std.asm | 29 +++++++++++++-- Source/HBIOS/Config/SCZ180_sc126_std.asm | 3 +- Source/HBIOS/Config/SCZ180_sc130_std.asm | 3 +- Source/HBIOS/Config/SCZ180_sc131_std.asm | 6 ++-- Source/HBIOS/Config/SCZ180_sc140_std.asm | 2 ++ Source/HBIOS/Config/SCZ180_sc503_std.asm | 2 ++ Source/HBIOS/Config/SCZ180_sc700_std.asm | 3 +- Source/HBIOS/cfg_DUO.asm | 9 +++-- Source/HBIOS/cfg_DYNO.asm | 9 +++-- Source/HBIOS/cfg_EPITX.asm | 11 +++--- Source/HBIOS/cfg_FZ80.asm | 9 +++-- Source/HBIOS/cfg_GMZ180.asm | 9 +++-- Source/HBIOS/cfg_HEATH.asm | 9 +++-- Source/HBIOS/cfg_MASTER.asm | 9 +++-- Source/HBIOS/cfg_MBC.asm | 9 +++-- Source/HBIOS/cfg_MK4.asm | 9 +++-- Source/HBIOS/cfg_MON.asm | 9 +++-- Source/HBIOS/cfg_N8.asm | 9 +++-- Source/HBIOS/cfg_NABU.asm | 9 +++-- Source/HBIOS/cfg_RCZ180.asm | 29 ++++++++------- Source/HBIOS/cfg_RCZ280.asm | 11 +++--- Source/HBIOS/cfg_RCZ80.asm | 22 ++++++------ Source/HBIOS/cfg_RPH.asm | 9 +++-- Source/HBIOS/cfg_S100.asm | 9 +++-- Source/HBIOS/cfg_SBC.asm | 9 +++-- Source/HBIOS/cfg_SCZ180.asm | 9 +++-- Source/HBIOS/cfg_Z80RETRO.asm | 9 +++-- Source/HBIOS/cfg_ZETA.asm | 9 +++-- Source/HBIOS/cfg_ZETA2.asm | 9 +++-- Source/HBIOS/hbios.asm | 2 +- Source/ver.inc | 2 +- Source/ver.lib | 2 +- 59 files changed, 352 insertions(+), 217 deletions(-) rename Source/HBIOS/Config/{RCZ80_jbl_std.asm => RCZ80_coleco_std.asm} (82%) diff --git a/Doc/RomWBW Applications.pdf b/Doc/RomWBW Applications.pdf index 8a70624236bff37b45c7759c9a41f5dd2df8886d..63d65cad4e1140f5e8cd5c396605a74ae5e699e8 100644 GIT binary patch delta 25660 zcmai630RI@^Vcc~ZAv0-QnWn#^V}$*l@e0Q7HyIWMU>?h5|O3S6N#d1QIvL3cI_!r zDUsw=iAp|Y`Oh8Fb57Uw|E`O-Z=5-E&YU?jznM9Am4_4)!W57B2(kFbNKpmSw#ert zP3l(PwEu}DeTr8M3J&7ci2rvjc*E=kLOB;rkAMFaUo|f^{ZJguW1iLnrO|Htn5ws| zwzWKIkPzLcB)m4{%BM{yji&e-`4+QhUR{4Z)^n1|Dg)6n@}g5ucX|AhnNpMaTLS-g zT;62jyhe%EvwDsur!Pvpc_8EFVDQP`gp53JZc5seyD?!w56YBy^Pb#bzOI_OzQ9vQ(oBr zRBA4pH9np4;dx4lu7u~&A?#a*IJY7y@J>P9xMz#Lk z6QV(u+g9nRY~heoazpCEW22|J zE*%{;)wx|{!?i1I=6tiBo|cH{6^qAs>UUHoaAF;_duNU2M;5SL$3C8EIptS-b9vE0Px zPtg$COHQmPN;x}g*3KP9Kh{2y8eY&>`HCcao0snF9rNS+4qsy;_UF>NAG^*?=`dE=PYRY15$Z7wJuhFAc5T<%kC~tGcqrbX8gqmU zw!0Ioxa-XDqfENDg=}G7#-(|j1BHin=gyO_`ktY-q_&b(er>N#A+2?`w7ucD)N@Dt zg{Di(A4}eSDACSKPjUT|m8@*;xIK42YkKV>V~0u2bGc|}H&t=`ufF9PJt?zBTqa$J4S{>sJkyUaiGI;W|uRjDbMviTH!_QJr)=0E71oP*8kPBTeU3!V05GiKT- zM8#-^TvYLt^Y3iWIBEatzoio&J{a%PH?pPQ9uTwB-D z;G64K2H)H?LD?qnX+ztl^CzF(*|ABqMEmK^4z&-4>P}l!)@)H(DV3CVNuLoW>gF45 zXRq;YX4`m&u$9Rl!g`Ke6eUFG#WaMq)HR$st>Zmu{>_A!JYTUpuB#QlN>`cQT*W6p zi;vki{AS_kK)r9Ty(8(u^LNR+E#9Oxy)og<+b_MllrQ!a9vJh+BxLugX&r%M^DgP` z@>W`Z>!9+D`@}AJuFOWB#Dz-}c2?#4FRdWrJk7JN{I|&?ko#1oN#AwL(W$H%iIU`! zcy8YC%#NvP7fi-|&FfefrKwtDyJD2YE1#xHa>A=V^9s|kx)nmP;_Kfq?)&DQFP3tA zzvvbr@^ItW4a*KI+D*H=Ff{nTlB-QCD<2vkJ1{9hiY*yP9Pn;@RL7GOdG|@XG{N)A zBG0n0%!gqoMjo2koB7eF)K00d^5)H?JCChBbv#r1XzB7>7zg>Ro23sDN4(G2a=r9> z*QUo?7m{gPKZuOUnpVoI*f>11Hhn?wqz5IdcB(qvFPR@@^u2NHtq;O}fmKVYI)t#=8Ir(CC zR*aRj$@I9e8SYN=wHOH@^eaW5zU@xE-#Ol?(mSMS!ZCMp*3s7{7xx>yrWIGeGy2#p zedVB|%7cUFKL4j(QPtMdSKTS$Jj##m^sM>TJDIBIiBSPj{4MnJ4PQ^3F#n>Yp&d8r zS&Q|C5Yx*(A@XIR{4s_d?_@r#e{*J8%hQQ5j;Tk7Z@TO>a{58yaQlMW;l|Bf+Q|ou z=_(sv*Xzzw0OMOq&e>>w{9E7q)OR_NlT0r@Nl)!O&_VxFl|N7ZHg8r#MnjBMOkUai zX)%*W8d;h1*L9pq>QGQCi}`Xar6m5*)R!N`mPCJev1p>D#HKBp21`nMUp^|&iZ$pu zG(j_VL3>=>ksRrzzE`$4tUA5F>t@Kt75h(Be|;GK>X!WW_#$`jTLxsc{b=uMwRZuF z8uT1Ke4opTt>3=Tb=0O+qgA@S3x$`dBo;S*Ja168PEo-sKda2b@coi*pX&Y?+yS%`9a;k$1w&qUnZf zg3Xy25B<1TM+%%|FHM-YOwO^3>`)9{QecquY^UD)nfE44PUkfx-@9@pZJWec&9Xh4 zC+|MI*-!V8OY^R6XQ~Y{*RPuRs8!ZK@#Uo5|;eQVzdI{(9@^LKlmuXiEa zYx;ckPVOsHUOVfk@r3{OZJ#ylPT{VW6?qFRp9K^<)=DcSmgdg9);{K5?Y7=pg?pUS zOGZ>V-A%1yW+SCXOH55BPJi+uX@&MImCV+XFFwW(FcNPTr?$1 z+FDuWdmbrs&sKe_&jt3;ovBe>;|&NW+k88#s}a7jmF=2#W)1UZH7(n#li9H;`$}ka zOCqPReX8~7^m@1S@)b)X+AX)<)>}VeL;Hm#-Tau2zA3@NM@K#Aw4L4^?w>a2!Y;YM zuSbe16>l`XbQt?a*7eo4^zOiptU%?j4dU0^%Sjd1wIyWF@kocfJV#=W-`7#M7Yn`g zb*H!rD!!j%y*+j6e$;_$92+bPM@ z6=t@*l`X%mu~MRv+`P6>Xt_GgeeQYxJ36a6BOMQ`w|jicm_JSNV~U)~*52yNuYLsN z7G06Q!)VfpYVNsblyv&ui?xZfTkbAMnlGXCJ|S=OybWS2?an@y3Ov4@v$s_GcuCwy z*BS9^bv6MRwZz@m_2`ch9O1GNp$*+SJ^bF3!UIlEVj;Xyi#Hxse+gOs&z< zZ7)>ROqnikr1VcIMevNRiK}t^H|I{$*X2ySUo2yx^FCTBLc+s&t+?UtQ%OqQ5?1a< zj0;2WoMiuJrFU`!J2Ii6I9gcv+(`|I1iz(B7fH8YH{fUCCnuF`wS%Y4h_$RODvq8b zUg&;Ab-Fb3sY}gak9WgK=bD?&?pDVO%$eqKX^TVMAIghZ(ELObT_+YFwk&X``-wgY zQe?W!Q#nv_RYy%C#?e;&fS0@VLA8jJ?8ISbim&RJs%=Yy3cp(@K5a&c{^dF73p4XxX;49TxRiO z_j08btC{bG-I)wuA&2`?f%{Y&qyqQccR&4k^l3-SJ-3D@c!*DIEz+B+FwqtE1w>%cM`Aq{r`lTkK(;LMuKz!gBjbLfAFV)!oW%J2eZ< z_^|uKeKM(z)_V$Dquj}^&#xGS9n2ug1x_(wSOQFFub}k`q(q9J(Su z8|0XbP=|S@PVsgSTH7A%zAMga1!J1!rJUW{nCAH_oMztKqkpV~qa$tpsdT|w*|-|5 z;LZ!mF())FCWxk4OKPfwgS>tDS3^zjetEWe+IwNI49g(Rs-?%tt8wNQ?lJNfg-UMj zi${$v_lgh}8{=gk9@n`mu|`X5>Lbk;LW&#Rx68A>iD|;A%DnKg)YW!iF)tibJ87q> z9VH@Oa#%+_&e3#F;lU}TR|e4_Qq_O*!6l<7&_vFt*4b&MCS7cDnEln*f9%1- zs_x6>wdG85Lrn;aBCkWj&BGd!)sJf&t5Fau9MM*|otVq2i_c%MCfZK(#Tvsc)soYN zPT6U)hKq3O&M!QoIMTh2Ulg$HiPur#Tv7d0rEV#Y4DJN-zz)pU{JApgq5%} z43(5_clI|Nez!PUyZZcYGAu4lgpp(sS?T!z7Ra2#O0w`s7OH`t({^*GS<;59&WL{) zsLdbSEm{FYzx`erV?#~1pKM>WTIW$ITuJEzH7a8Iq=ySE=8!QX$@03%M*oB<#%bXu z#QV^aRWWZHRijU6^0ryHr&#-{ZgihKVziV83?6>@mx41XW@t>??wxvCV?%~UNYSL? zlX>hXHzxFLaJQ-uiGiPG)F@_I&9qD{LXwvjF8XMg2Y206vdzUlyixeMKI_CUnd?cG zFM<>IrSr#b7VZ_9A>UK|^Ug`d1vi_D8$-8oFV;RIP3lx`^nL!;O?G7WI!n6wxcY7O zbz9>t>6RHw6N(fb!{9OW=`5})9sbKCI1v?HEdFMukjzMZmkr(q8`o@f^YzQ*Glfoz z3Nwk{X%x*xNQ#WQ>Lg1W?_u**_c}58=Fn9Uzd)|&y z$0mJ9a#}V~|IUiL&5thDRbQNR+u^n=%~EI8?VnvbQ3iJ>uX46f94UOfx${eP(W_*& zxZwP=Mf2xK>!&RFS=zkv>@2kwUo+jcCOdv=>O|QjG@CY$t^2A?mRVG{e`p>n8C>0& z8s@od*8J>w*Kf6bvwb_R%j}xU(dLfj@#zcighhUyp`&rJxp2<>PJjQE69>CMbyi=TH7j`UVHeRu&9}|f zlH9e`z2>Ykby$_zzA{vTEOb^_;8gvr`pcq-zAej7dySlLt@-7Bi+4@4^6hlDlvhUP zjt!S5zBW(}4(`4t`8vd4#3ZGV)H#N?lpYoNNmVl+8W~J#%b`2}u&q37cXESywT-oT z9ou@VL0RC+JNjlBpEA2#Ru|}p3Xi+-+2p_ME8A9{_pY87Vfn#)i(6u9H<_3gUK`q@ z5o6M|&21$;tXrXJ`H>~3_T!=8aWx?cOJ*u+Mm$>V`I3BBV4rJjG;GiIBu_0P>Xiq-sFYM~ z-8bfNy4a4FOD`B|p4Gp+@$AyrBH2Rjq*+RJ;)`7+0ycKdjZ0c=W8Jdpv3O^1wmE-u zlu~z6<%P7FPfvTRu~pxxb$EClYu#K+SMQD{UzWYsDu3)x2F~2+o7ei^%XGUtS( zI!q#@0(W)=O+UBH{kh(Zlmja|a^ATcZoJl3dZ~tG-V<5h?eh+?WzZ7e9Luk z&RzQE;oG8n_vgpNHlLb#H2q=g=!9{ld-+F3(2h*L>%PwX*Tcp0ax`6ZSB?yhQk_&7 zy|s0&eu4hv9S)N`Q^+yvMqVv3Sr&I<$ARX6!uqaEx$2iYWJ;>M;<7Hd8469;Ip=pg z^l7k0(3OUmTN)mb;hdvTF^2IqO!vgrx%I6T@jta^PJQZJ6TSasy}je- z*7C9!vGw=F7HVnhH~9!LHVf}664n(Nza@#Fe|GRAef-kx71Tytz?oy;jwZF)uM=;)nsp4;xLm^DVu z*q&MMm||C~vZg7DZ7?eGfwwJL{B*p>qxtW4{JiC~aq6~jO`=YWxcu&h!rGR;6Ez)< zj(6VmJW7#d+M9PZToGrUvUgMab;Rz6+PkeE7Sc~Vm22+PxI1G_+Wmy^uSPyewJMxD z6%Ieka~fJB)yF4X-#X9F_K9VZpQp{NWNx6cO33ZlopIyIyjJFqDA|B3+s6l!m)$<) zl>|Ne-|&!6f$z6i>4_>aVgpU*hn6YDDjnLe-f2y1*;eZ{!g?pU;=vYrug)#jK7Gd8 zezkT;+E@GgRpq;)IeE559I?8pgfo)QEl2RSNA;{_ZVdy2;Bi(`aYMwud+3 zXK*u*<|KbkUwi%$%g=hD+3g$Y`BCqek_k3TZW<>>rUXCnY1*JXe^ZCNVY!Eu)YWc_ z^NGR{i;^a@V^bV*C)>UKZrGlk7&$)mjs1!rQBtdOyIkdcJ>|b&x0zDy5~k^rk{x_+ z$J6*_W#2#LB)vY-`sT~*kh4eG8f6P!zbMl7wA5J{Di`u5dwW~owz)SEC5wb%1@M!L3kr&N2o z+m6;%nxl;T4FeP#svK&y^Nv_q>78k@Sr@)A#jmpT={$>5%%(LCQ60-}THC3s?zf#m zOqlNMyU`}WeB|UG7wW$pdFv?tY}uLkkop3lNo3B>yu7JfHAH`Wl5BgiP~A{*dEYyq zw>0ZFpYBh)FeCXoS!=z1bDHh=n(litZ&vATbz;5UJ5AALf9)u#i~231@c|9r^~xqN zufG^>m}W+-konZ!I6rr-$;9akZ_E$vT*-QU!|BA)h?#w1w3<3orSGWMAya4C^a^XB}0nxQt!?^V>mgd(o1;5 z@V4rog}Z-k{8pX#sX$7y0s%hV*ge zEy4wDX0h|zi+rlYQqL|P<^1`{sw%mK1u=?Wq-2W^O&@-}QR}O0uC2d_oZP-PaV_`! zx8hm~jqsQK!dW+#lkFP<7L`dCkFt{WJkWhkWj_6*xYq22oBTxQ9J@ctD)I5u5%J1f zf`ylIKZslT95Id(zBkG`TrFG2j$az094#+YQ6i%)WX`4OD5k)wPUoa@wAE~~szfF_=(2LOWR0%R z5mm7RZ^SRi2fY|&Jz_Tebugd$OD#hA)YIwW-RFFa-|xQ=XgVI~Np+v9QA^G#e-S-cuPG-Ynt5FGfrQ07vx!0VX0kWE;?20`(tN!; zKC43|)pCeE9=m;*BSJ^KWGo3)Vr2!5m|MT^y{VzXc%RjCrY_B<(lk)4yfn-bzX$fW z@mqVeax`u4@|0uR!?MFP52zo=2|6fk^<8uBu?M59Zq8(opyUMOHU&F={aGK45$8nB ze2(m9WR3E^?4#hnsbBNmq zDjS>Q8)JD)I?MWo#kg{B&DrYtK9H8lS9xpRXp^;qpFO_KzENkfC#oeg3s}Q|bp*Ls zbW2@=@w`TUZj$jv$acb=jD1BS#$R`uZ#B|!vq*%yg^%2bR0*}5peNGh-s-c>@(W5D z!U{^9t@2ZqqpU`b;_8k~rGK;368UDWxp){oGwzgn^eYo}HP_4^rz6LmgC9p6t4mgz zC;5gOZXv$QIx$kU&sx)W_xtK$r81An4eB>$^76e8-R-oJ?~1W--QSjB8k9Px8-5h= ztvhE-1ijj}At2#M-Dt7V!Tak>_K3`ZW#$JBtJjj9JY2*dex7YypJCv)(86cCJWo^N zp-&Yvu1-blh>$~lxx7YJ$qb&l=I8UJ(l51SCx{)Z&zB$j!dtzd!nl4H=Lwyh?Hgl3 z6PNIr72|q%Hz>qRG&5|<;U$lAg4PABh^s5pQX0Dlq*e^ud-kR6PKP^it=@2gTqIY6 zS}sV`Tq}EG()irR#aT7eGkje@=t1RZi-PaY93|JxgQB+k-)EQy5yP^rHKR2Sz?$4e z{bDR4SBRuiKL@?%gs&#;Rc9rRKL8SlpzQWVjm?h1KFi}B3hiJs4$_ak8;j?tQa_HX zYF`_nEBwS;tH4?MyMqlZ^iDeo$FG|w?a2P&8Ll@hCrtB&`t`aLts3d7gtjEf$rq1O9K{7iF!-ZI1E)fovF{_3$cVaQB#FS^1Dri z9*D9CeIjC!haA7cOh{9V&Vm#U{;xcLw7HPFID^a9r!)C#_k`s_EX{@Bk1+fZfj^>| zmgZuQ*i*T58k@mj>d|;pXtXIhss`2@Tus(&c2m_hna-dw*fcuh&k+9fonrBZ3{@KS zKUE)9$^IW`G%kaN(&#)66QwceY%YJ?F0m;j8~-O7U696PF*!739Fxi9u?S=wgU;h2 z;(?c7BlE#hIRxuBFZplnY&s3w51YY81k-427L6+?7-(!bkbV^mnvYB8U^E^_aM2{S z7#ag(=0M(!GIN+LoW{l%&Easc9dmdLoJR2IBr1eUXJG@mOgLj?cU%@*a3}EZTn>Kv zTrLlvj~I|a4ww#a2=((Axasg%j6Y}hPt`m&52taN*aCSxf+x5U&_6+ABSfGv=-3$( zOfIH=g3Un3(V28Ewip8RFDRHsV{zFmRqFf)UmyltQfwfPi|&NM;m}YaOa_gKZUkrq zxfW||8 z0EfZ(r+!uPx8npN;uyd!Ft`j<{h$LTs%kEcMWBo3vS>`y=>m;FwMr+!k)rCSGg*J# z^-yY!NSg%3%~~-#}=HA(m$8r;7*0$ zU_y9IE{2A{vC`4q!D(VXg~#RbQ11v~jYXnFf<|By5^#^v^CWn{QUdFdF91&~JY zmM}oq1afq6>mXwN88?9c7?j%+WTpY0$J{N0PGHxG!JuOZngP-HuaLhOlfi&YLQn2251oU1qZ@n7-(_g%jdKF z?Sl#TWI(OI5ib+&EP8Wj0KW%8y+8O5&Xb9pF^xKR^hPk*;0uvsVnXOe&X@)u7y~a% zh~%jHnIsqA9R=6W#en^yR|o7DVh6Gq7I;?Fj$l3v8$h^XP~#~552zpf2dY9E3s5E+ zQUN8R#>F52E+AT9vS8KNVjzthq}BfOrvNmT9<#vTV!I>gOhgEc&17Jz1~`e?5u1s{ z2#`y%FfRp}4jN!U2&-RRgS7>Mu}I10LJp1`378fdh-hr?A5;zdA5cFOHZX%@a|tZD z03jIg}nm4zD%4+vn%gJf{P&kr`je*HuCj(RT0esKH;84+ff90mh}aNtp}j{g&VhO<5KZ(v@{6~W%3so0~g+)6qRft2z zaVbcH(=aVSuE-P^N9i9bG}!LAEGCW#nLNzTb7>qF5_A9{5nPPM1FJ?C$YZnka>vDF zNFEovYFvPUsPS+KE@q&R?c>5&;5ATT0L=&8d&(#o0CxI)2Bn07TfpTJmwfAQ3DcR)7QukK#apA&~PRN5cDC@`L>ks2|P*OERG3grXuE!NLuX z0C0{P8N^G>b3$SyaK!!k2PlUb5&?+}su_aE#ncK5#Ihv<5>uQPxDhRYe}y1`5n(Gh z4WE#}LMxTs2)I}Wt0zH>Uh^LNJg(OQ}@GgVqHoMWfIh1Ot>76awQgXby=H zLoif>{vm^c8;>!w&@f7sDFvDPd9j>;O36@E1PK|2vVg{cA`BuJR*0Sx41}@=I*!Mp z4~}M(sv*}x^90}}(7FJO8wgzgl29l+V}c>dqXq}eECPuYbcn2|eE^M%USm1~uB_mO zsU(yI!4TOUq+h6`fpHKS1jm72fNG;44fF?)1*1W$1Em3!!;(KM}R}HW1_Ih-v$0nLg`GXiv1=2&G(rMz)I+X_zuQlV3V2;E!#mA7E&!_J{ENQ*hmrz16e3+h6(9|VKW#y z4NACl6o67R)c3=D7+j|o^UvP?B%yR@E?@=+IROf}K?ocax)T=G52WTp;|90@4(3xx z7Tj4>)sTr}Zj=Q^h^Y{aYX};4oGiEz_&6xwAW0~dGt$t3YzEjSx?>3NsKG(^7L6rT z-3apwYz7n-2j=^ogu*};=6s+5%EA@{Z9Yse8-nk^g#Dld=7VM;N`uNcMk6^iEaMZK2K#6ph&t8*mCW9~J)xoC+JdqNotaCs15R=RgM<+c804b_8A9 zA$Zw?{Y*dpfC*vC$WDNUITct8>RQ1CL$?Cug)05OGyZ)f94KC*cEn+l&=G za}65@O2lX!6uLtgVqhDA=H2fq3haMC{ZL=R;x-pTAgURd5YraqzWwf~4vM4*FOP-;8Xk>9q9rxJ5RiXi%n%n58kYm5 zErbTOUYwWCz%T?4T8Y1948ngrD8FN?2JeqA2Gc^r0+38k48$! zoG@QOWm6dM5b&FT7|q3+5KzTJ)k<)2{0E6TS_h<>6}bAL7>duw9yrbc{0A*P>^uoB z*7Jpn4f(O)c>)c*upo`92&2ad<5+0Xngk+yhzU7^JJl5Af^i(Q=m0b>Iw8;i(FiUE zRtF$ckOmHz3qGJf{tUQaAYvUZm=G(oz&L1QViU5_Fbm_LYK@KK{0mrrn-EYVK%)}_ z5=hh`!Gu`n8^!_jL508r3Y>-=6N7~06U|(qa|QKxY(lK&Lv^^&`VP>r*HJ)YqfKdw zMwNg2_5U{l0+BPsgpk%Ci-8a!P{p9^1B&G+LW23A&W7?rv*_P^zwsZ$Q|zS+MMI+^ z(6BH|(FRS}4>lkZpreIK$WeJHHek?6$RM#5atJic!h}%UKzG80h=tI=0b`4X=Zl!J zLd@^4j8pm_P(SqLP!IvVI&f2%5WH0fb&Vke56X0YgA$mJGgw>w=MO~g5JDgzqk#G*mFfrADepkWVAfEVxvvKVNb2n0Jy|5X2ChzX&QhB32H6b!r& z#jtT~%+i?vP*Kf5qn|{h7)%ItGju|DorW_LLrh3u>WAVxn#KX#1y9p2;~)N`h^YF( zUkX&KL0OQ)QT=dqfdmI_X2E=*Y-}7nVHr#V{X_Q}dTWD;ziBA`1Ho`Vk#Ru7G{}Mn zT-Z3M5uh#|8j-9;7!e*kpsI$@gg!Q;y7gF$02+_YkGmqKNkS0@TLL`VLhlveF|?Zu z!t1QAmHio^RL^p(B+`B-X0fS0F z`va8*xi#qi;zHmh0BUgXBnn?Nl&nxYg2!=~v2x%UhQNH3TjRh}W&vV94SP?;gu)$K z9|2xA23dfHE)aMDeWA8Ma2U>*fe-+o1P1~$z)e9K2*zHI0F8&fN?@|-{DNdLd6I|0 zJV2{xa~wv)N{wZ{WMr?`~Z6(7vXm(?Z zfri3hni6%!&=y3!4VTVelp`ibLjMf;Cm0Sd_y^AcqTzEL%*|3=51bc!od&#I{ItNm zQ!*&?_#3Z5Fb8d205doVbTJGli3!qx7puR*Cj!u&6&wdNftRP0d`dxhjs+<*1}LaP zEoKtb9m0fQPn|(9CIjS>K*yNzIKYMGF(L$*;o&64%Nc@(z1IX@+V8G4?EkO&VI|PH z!zRQsO-QV<&lundIF5L@@Wc;^hSal=!O30!`2#cdgaK$ww7Lw;@ERLkAVgP83-DnZ zqE(6)b?+d9WrXEF&{0D@HZUVE!>Jnq&kYHFce>bQ5%{`-KOsX*i^RMubT_aF2T>Wn zUQm}qb_PO+@KZ1yqEZNrVAB0s8RTn#8TS_e1d(e4%-8}!Fkb3_ak#f;u?6onVFj~8Xz~qG`0##T!{YI0-vDK>hj0<_QO%(7e}-eIy)1H3~Cf$w=xUJ95EqEY$>X7Fr-i2Z5> zJcAh*ga%|B#XH0}CLVr32C@<0Wh&s;9zOYG^Ka#fsgp1Oq9wL44i5038G;xZ@IqpY z@#1AcE>w(=allKJf}}wYgX1FH*j%`=VAR;L12#oyaOJTs5Jf{z7_b`;w^g`@h_Zl} z`W6CpUmWaNA`FDe0lIN`_%Zm{VP7B^>ze~F_LPC54L-U48w<=(62OGuMR|Ctg~nUp z1@DaU;^`FdqH!L0Nq9GoG2`_Z_?8Oo1^_d_6O0$ydMJ&+UWx+mA8<10#=_S#(44@S zp^+&_17`S4Sda$1fTb}SbRq<4zzc=HK{QJLzzh#y1`&VL;PVPW8a!$za6ljX;K1)Gk2?0qUVv5i~ z$6G@1co4g81e6#1@2}cF^)n&e$Dkv@;a3!ZnZQR5hagEU^4+`_~a8|hC~-jmmq|pX*b|i4CBCOSXjOfG5sm}cWhpbdJGLrP$yvBF)HeWY)Nyy*f&4T3Q$)+}DlK%&zDUBQe delta 24741 zcmahQ30O^AS1ApqREC7ttVr&;=bk$lQVA(hJdspVN}4n%30Fl(D8+41iV%_pO(-%( zgHnbxNTQG^2@(G~p5pG^_xj|ePhGj1sd*RWBA*aneMA& z3@d0^(K<40#Xmn}hXt0k`#5_{%Rihj=F;h;i$8ywIk%}LBt<0_A8;r*Jz3)UV3`Ju ztsfjb#6+)4?{(2zzWM6ntCOV(@3d*NQmxXDz4<3W*H+4gZ)*Fl#$fV=&Et)A-gb4J z(cCj6>ZZb@V*#0ab{Z+D87rMlw|V}JuVBs$wJEi6El~3Eo%3_$)r(7y4$f2?Z{m5_ zY`LDyaHn%OogIl|YdMBt7aVVuvd`pf%e3EHc5iD_%Jv5vBfDMiKR95kFmCX^jS3yA zUS?(28YaJKxc9Ntr~8G4&dh6)t!r)_cd)(N=sZYSdYAUk#nUO7#q)Qh*36ymR$sr_ z-I~w)d}(mARY&0qllw0&Z?5||WA7Ia*)u~jMre7aT)$DVO7L)Iywv^kCjTV7+azb_ zS=y{^EC}pz?OM~2{FD@YJCs|x*}g`z_iJliVZm?~&rn-W*7V#qCFdH~a@}!)ZONan z>FQ>B__h4J60n?iKqtPf_x|MkoySL2ubzEs;kFr5YQD`GDTuOuX)3?9!J_E||21#( zYOl!kC7SUXl%m=sf43i*i}@n!BA*V8>}Zq=o-LX?TU6wzlHiTK$XLM#6%lf<-_j_7 zhN?&~|7GjT$M=sN)73rpBTFtMxUu*3`>S($JJ0F%?%uv#mzQ{S@y~Pbw$Cviv8DI( zYmX&-f3K`CId_L)Q%*|xNGkjrYF&Q#(P!hm4~*{1ecILear2wF@7rFOd@^&$xY*dT zH^3(C(>MQJD+2C_EV29Wc1TNNkkgd$4ac3mmikoHCd|CT4=u=^*i$T5_M~y5PgTc- z^f$R5uHPp=a^yGRqpVl2MMPF-PfHOcf(aef91P1t)VlX zinr>S>0J`lIbxBKz50r}-^1pHHJZ|QBGbS2ZW3i^?vL;O_sr_`-`{)ee{%H)tJQ*C zbjHoydHN!YjFYEMH1P}m=}CG?esK;;wUG^N7#nn%^C)MgR)UJJ@E7#@wun!Bi#WgnE-WqhE=-qlC0WM2N}&~X0Jr`f)n6J}|1 zOb-~%F4bu3s@+DOb<4l|ulsMsQE7qQU!`L;-pjEG!~7rB*lrZtTo|L&mM^v);h zha`)?T`+d2dTL(ByBbHWdhI>+b8W==A3Z&pW37g#JeSpsnm4Y?GcGAyN&Ktm+@g}S z?D6eE!G8MwME3dDZo%d)`Z4?)8{RLqv@&?R$HITS$r+O-|4?eh=A{zrj$J*QZ2A^{ z8lM=xIo$o~pkhgC$IE>aSf`CXpV+;=YtL3{^G<5B50zSUJfxT<8>O|z!g@c^^1R~O zn>Me9?ic-LsTV7oJ?(O5KI?weyvX_6%K0YuOjTBVFd5?OIZ}VF;oD6L9v}F6oAu5$ zB|bj%Ps4l#)%4~C<{HbLjt^cuMc?Ma`&`cr7s9?ME%uR2$?r^Ck+E+|)8iuGhP)h?Ga8(pGJmaHJvLC(Ltf=A{M0W8;_ZnzNxIu3_#| zzx|fWRKmVBeAYIR4R6y*8?nF_E zJ};Crt$g2x(RSl*sdT-1)RE?5uVi#{G*T5m&vm+TpX^2CX*^vePZs$L}*)R^j%3P5jpu)e=9m zEI$g?j-H;q^98f|N+IXS_g5#M47Fyvyx5kX!#7@kc?5BPU#EM~ z(w2XYzi!hFQh6)W@=`|s*(vSBm*!K3wG%y^M}0>XiPgQ``t-EvyagIF>Msr3QvLbz z_EB>bjeB!Oh2*WvSd`E*`g(m&VP5`Ivp~&9vs6!(7zLESc)FqMQdE`I-4NC!lleW( z`Db2<_Dmc3I;J5BvY`LuRzY(*hJ~%Am zkQ`^vn{=-0#>Xq$^Q}L=;o1o7{8FBdygR|ce9WjTx*c`3)z!NN>w1@uQ7m2YsoX`~ zF3O>4)!CZYovWPf$4EN2t7u9j)t&JuuI+hE?JwYjT{l@N?tSJ5F~!xRfc+?eUoidg zp@ms{ zA`|f&9_wAF?Y?++beD0%=RiB1d()O&pMRS#2=ywN{{F_#o{FY9?bWTJD+1y>E_dDN zRva&pxuGqmJ16JzsWHRHnwsZ24X^(()2;Bx7#($@+1RnoZ_y{$q*U`oVJ^C*F4?aV zf0(X$+Pb7})fl4_+Touy{7=-Zp1m@*V6kW8tas|;RPUyr`Z&utKkmiKEW@H1gN7x{ z;MImR`IAS?+8{Z0{?qwle2<$SqMGC5YRj%HN$|0`v$XtinD=tIw>zy{0%n?yF1NB= zzxu6S$-98nX&Zig@;?*jb=kOTuA5(tHf!V~!>yU|9wj|@tS)Ok{PFVDw;v0WuG!Dc z_#QQ)Ah|v@{LHhR4FxYcyXLiVITpcrVl^DgX$1{4(;E1<3phh^CidJ9K6UtB`9g&| zxtw!`8`}$uR-6sC+Uu$~ecxj5xc%!x_SE|;N?UA_eOp>_*XCs0`LQCO=i3~sD;+-A zI>m2^je3Ff3h(qwHBRHVcB;Gz$=_c;t3~Ja5x>$?p~~Zs<%Gc{g+EUWVzeQ{U6orR-0!-t@#>*H~hCN3-$35s%AJ z-Vr}$`1_pZ$M@79%bl5SY^O~othEfC(^hnk7dCt4r0=_|R|;enRV)m6?ek3fQmk%- zLf7%nu0!ILRpRu=7W*3SZ``EfCO-RNuewFWru2uio=I*wvz$xjXYqGOl^xwHwVLg% z;dssA)gtX{cS~cqdg*cjJLTaIWZwE$i<$;eFVll;qz^ilC%^WU$?nRKf(MkV;5W1ybXN!VX&NcfsDlE%E5 z(Y(l@vbAF*4-KB~SROS?CeDAEfeicODMOi>(m2_<8l;D@$gCLuWubcOUzuiCuX|;x zHMh&LA!>98=i{lc#`qY{y0b%bEGiV*)|k|DT*PPV-E;I*n!NEYzf^Fqu-##_L@}>1 zx->CBGNLq5H95R2k<7d1SRr2O=+G>hzDJ=;QvZrVm)PDiwHFh)S%<{@M;cWQoAGF@ zNot~;7;C6lf^y7ZwPJ~l4canaB-dL+DjmC~Jy-phGM98RkhmLDdBDalnkRRtn>kdh zSPvw8?-38E*zFj{FFPuw>W~#Hc6bF*wkTvmxaGp2;$Sh-NhQ^3_)7iB#cN+J`gid~ z!dpXH&y{_4sTeVJp^W+-hcS{VN3Yw7AI%;cdn+*0^KPnI(ks!XGEoulZCaJmm-N`R z$$ArtX3mUTxWh3{{+`uFSBpbRo-(Cut?#WS%o}5F=`j>%}NNU9NUd*~-yMUQ^;Buk?*n zm7)=E_g=B6kg7;kN#c!5ubH&Vt7|2rws3X%Q)9;f`6ucdBgzu_PI_6hrC)wvk8o^g zo*n&g<`Y%5j9{B38;D??9j>ny=?;opuJ&Ysq~itC%q5?87^$|lUW+MU-)$8sGnNgL zbW~h2ZedX@PmZaU^;kn;FgGhy%wEjL*K5hAt7@rQV>9?zWv@ctEr~Rjr5^^wc!=-mxFi zht=|SWGlwr;}3iCP^~TGCm;UoRhxpQKTAU+?oKV$2+`@GdVX-i*+b>DCakSo@=f) z@9bqKr+3x*t(E8geLwl6l)!fS^UfDlpWarDv|U^1uqRg5rtrrLsgk`Li-v~y?9~^U zH{F(h`TO??qPJw4m({Su4riY1^wYW8-5IDRn3}#iu&YyF?#S#Mex_$l`mxE|l()P4 zd01)6*p!S>tiJf(CEw(XYsbsM(reu--gs*BZHJ}~@7WZx=$TZEnw#I4m9e!C4<8rU z7XIk!`ueu&>XK5)HG2eCd%L?nPJh|@tfae2eNcn`(iY^P~!-gJ#FY_DF?llQSVf7I#y>D87?4{qP!ARxWo zIlOnWHOsYaU(jq4oE}(cq4E8LdZp@129dHm&TH$|q7Pd~W-O^)yw!cr&5XzDa#Qcu zR&Kjcl2Tu_?sLbjgwIv;?y|p+*s5|wVwGVUtb-TJh$?(b(m?*_AiItcgBPzuJ$=)(snYmJ-g$D zV&;Y`Qp2Wn4)I7EUKKoj#cRTb3o5h>yGD=Xqwcj*ssag(hl4)fnVs&2#b6&-h3mu@Y-XKSin z>c~vhowmAn(rvAcGa|3}f4!HNPPFS(iOL`I+bo(rNIpcu-gQ{(rR#Q&4sY|wN#5d+ zRj|c0_TZS&??X@3>QA}S5KApX1Z3`P6k@Uik2cHgtGc)!4z`M!70yHWOA z)_z|3oL><(rMy>radJWX7mpS3A94fT{1jg||6J8J{;b&rof(3E&ekQqeNka%rcI?ZfRMi8+Cv)bAU%L0HdfkC# z?C{UMqpTkkl&-0Zk1g#S=KXM2^>AW||AMi>y3+;ms@M5@?!E|35}nxg;dD#M*vFS` zb>^=6bThkM)>pr2gr`YabjB%@tk@+=A>S^Iw4YU|a6jp`^J$KsdgG{-AJ3oNHB5b5 zYp0dlBstC`s?o!Pm0BJ~P$T-R`qMHFi% zye%GfsoK6Itx5DGUzJEd5og#G;X7Q_;|tr$pRA1144?-<|X%x*d>dV zr!Um|;VV`euW6HXORA~;+3v{&k^5T?5sJ1qWjfsq5=@x&a$W{$8RsXzq!jq!B0edy z%6GIb#CJvq9UtX!%GCLuNK^R~|M)k@Z=9HQ+g3*NwxX!dSDYGiL!40RM+xuYXpDMnUjNZ$Coi9_KsZk(R=;tm7@)=7d^^Ne>%Enr^51st0E)4 zq(-KOC^c_#+83Q8 z3kOvNglng3&w8f+?>T2(on-!tnTHN8cyf3OyR*2^rAu!19skCz6V>>9If+s`AJUlwR8eqKE><D>po*AfbUBiW_ zl|RX8+KHG2%Rc?{ETZaa!@uXQPOh}cJUzlrYgS?I%_p1qoe~#LhdOH+`WSn^nOKl^ z`Cx14xa|$+A|Jg}Jak;vB(M6BabjICL$LZs`@_`+n;um?T%ezI@z$hQi#*hltgm@G zZ<^-(UPWxx#1gl&y!J17M}~&pD4eq-LbB!d3jX`<{e@EHZb{kme2;9}pQbu`c1v`? z7Um1ng7AhQ+vmF85u$>i#7FCPAK<%dJ~#K!J)}AIp!4ep!=ynmCpY+BvcHf&rQ~Hm z=+;Vgb@v6^SBO?5T+!Usuw2@I`uX|CVBMsn z#)~5!YE|d)B?2`vl4XmfhVML3@%cxNp;T-9&e>P|UVZwiKf01jCO%)kif>kQsw}|a z!k#xDYubD}cAZ~+x@GR_cY6z_Ts(Q`U184Q!k23;O#?h;S??aZF!EsiblvFOsMEtA zybUufS}~auF=oVmU(Xq4Peq*l9GTg5A5Bl3-Zv#m`h9hj^lAR3RZH6UzDrH|7Qy-C z-bJ;mn-zG<&VLd=;lmjxMl5Sf)t-xf%Vh4~AalOCzIAdRFEE*NtbOw>pWxB^3+84! zaxObWnCeD{o_TT`NHSXl^63Yx16?TS6598)IGNP z^~NxV-SLmIW}e_a6O)VKZwWbkWL=$|%fU2>%!Hk(cSF*)M7wWoXutM&N@K><$Gg+& z4sa6$44wNev+l>vcmKp$?aAw}QVnO7V)#D6w&*FSu$Ijev8 zzvlNkpTD_>*}Qc5?X@v}rTDp8CCEutw|Z_9?fb$NB^<)xV_gWOmQJLR@99 zqR+0j$<>l8w`Pv*5({e`GCMe=Rot2{db9DipT1E|S@ce22adh0h_U-^HR(fjVGD__5ptPhAqv@^cA7bMOt-v#Js%9a{?zfYr)s=mM-OWlL4&NeX$61hQ z75LoIG*&rZ>S509-EoA1NJN|}Lx-0cN5sgdyB}C{PCGb`u+)B-daOLzO8~#}hm^Y? zP;$5T<}^wY`CkK#!Xx8|c_Lx%2NM51IiWsGYkW#RFKC=HY&$yLvVMZT^o}=ihQ?9qA)4-wqQsb&EtfI%e6vo;2i`41aWPg1~cCHA?F^bHe3z@|zt^cyl`rEw12+g-6#Vs;+e4w2Ix$RP+g4(=^1o z=)B5{HA-jQD^#P8D|U%3tm6iY1l1Y^jSA#m(w{7o8zH6|3`f)pY-S%?!;)-$CCL!Y zFH;*Qm$xn@OhG$OK~CJLXt>{X(HmvadrGX`59|=*<}1i)r2vh)O7l7P{NwMoNptLv z4|6Xtcr~aEsLVI>CN(tnyt$(glIni@X04w@UD)2?E9;KG$@x;{rdD+HjmsFD3NmlF zo8>+0=2sFscht|9ooB6ASvG2qo{!?fbWMlcdD7aW7++p567{l5zII5zZoX`)NU2+d z=u`u*xP|G=JkyMo;>B)i83k#4b@zSpD~FfD|D2ayME{;UvMg`mrf-rvYgNSAVxB;7 zR5bnTkgIj|@a#$_69top3k zc#1GrcH~%vTCB;dSt_#c?m<%FiHAyr=z5=_XQh;TOx0xdefd`REuVe;9A~5^?rTNe zxU1JYUsfx~cA1uX@pier69)B;zorn_t0C(jU|v%;$|0nc6HzQ$eDZQL|)Q zj-lPRL7~q!Pj}kmK2=^#ew@3Ul$2PJ+x{T2AzpDtQ4@yUq<vCC>+2B zaPKaW29j{mGAbLbHmlqePmLoY^t=MxmKH1JnX2X7e`fySMZj6x@7+NO`t=$cuZtY7 zH8dEfeEAb^mqOiBx9g&97N*iuQvmoxspppKf$(|_S^jl}3gFLZkZ+uk>p$=R&84JO z#46oX%)N#eySvC6%2&9lDX+b@-C%zr94rF<1dBu3a^#IK*1gP`uOGFeen|Q8VQ=8q zf3MNZE;n)~r79(hMt%~bSuIm?zhD|F&d80p+5P-YbNAEaadS5+F5Dv(4yRcw-Nc7A zBqR5+#x0e+^TiSGu8QRsP+G*G{QYWbDtl_JB4wpOH3Piq&$_pA6h^P)BnS>5SMrJ&a->qmQ0zabg zGZ=ovautolZ&MN!0ZRympmm%0g#P~-x?MbJG^xa(|50*RlK%AzgTY}Ef}-u>a-&)3 zpO^&26};XqK3Rk<7{wQt<1>X;^F*dZwn!NJyXIShfw4j_RoXA@i;2B$?yuqg&9FsDgi zCt-7$IE=@|U>t(Q6eQ6k5COr(u-J$o0mf$H>o}k~9RqT~?U&sj(Q%nF$DnwE2$}?TBRrCWiH=7x(RBn#a45lZngq6-#i20Hm`o0$ zd<+JQ%Vh|NAkbBGImu*@DANGrp1$rN?6NsNbyr(Nz}3Aee$m z;0e287LP#fhr!}8v7@qhBtZ(4gMkF9Kokk~i?9YTF3K)Na!H=RlO}(5V8cgD4rl=AT9`SXeeg{i(uj~CYL7=*)_mH2rygJzz7xxGdcopnk6u&Nnpz< zCZ?+dMPf!rP!vT9k_P000{4cVo6W!v!X|hOK?h9&l{CSo2=qn>HXE~Lg3W~+(GLL< zn4~!bg^}Qp4AgE3@O4Z<1d!mPYD9229GnCX_a0mZ7n38Gi8(KD?YKg4sXhz%W48nd zkS!o~!?7?$<1v_+aCyKfB5)?$F(n8bkOY%MqRSb)0knh%N-d}a5`0u>92PEIh^g3} z0SuEMhX+cHa0{>j)=_;{$?p##93I8Pk=fWyb9fwV6D~=yP%Ytt&&6RJrZ9{Tafid^ zpx%qi;gBed$AGItPRFA|0}A7E2n-jH5g5T>0^59HWEzMn5&`)OY90je(kH?`3DPiB zg5YoAc*q_EgGctk_`g#&g5VOU2ni;afryJiuwWgcVxTZs#Dm9ujvr)GM4u#DYzB>lNgX=_`D3if}=DqNVnG6<_jWEL`0G**E_bXrR6Cslz zxh!y8p?F%#VA7ll(*+n0rORM~t)QmOWP&JBTqY!|7!1VrAMB6I09=9)MC=2eFlP$J zg~$Z<=k&RqzGDHOEHu?%G8u3n;r*Gw5@hkhB7t;<_50Fn`Uo;ficKNRLvUfUkc(te zpu4ExAu~XuArs7;WC#Moz%3#Q!hqn8>Ic9GEQPRcBZZdMYd}FkcQ2G9n;>#T=4WYiv2VOaw-PS|i(&1OI@_b+t{mIZ@%Q=|lu$gdC z0wMyqKy{T(;RPa_$-@e0Hq=_AAdn`3=m10z0!#hbY$oO}*=!PAZY50uwK@(EM^ziV z3uf6I2%UsL`Op9dfzXXMF2IsmBzj;D7d(c*6G)&v5(Z=^m;;3D1ogkLj>kc7lf#83 ziLh}%a)S3aI9v|(TigH6(g-w>VL(QPr+6G5R=aUnECSn@N1~d@q>FxGEru+O!{uS# z4g`dCV7Mgij^MytG$wFKy#4~7(U8c1Dujz>X#m7>5rAR22;^Qs5)n1DKCo*7r;Tq6 z&51tTzATMS=Fr@dWU(NC=1FcuycTnEZ0Tn!HE51#!# z3N!+{K^~;&7%mUessHxqHx@|dd1%)KVBmyMW_XZ|3BzC=gkcnh7rsy&fZrBc$7eu) z4vVXF6+s~W5UK+nVrkH(Vo+#95h@ENmh{sE5sd&`4#h@G8Yn@~ctt=v0}b*3V^N6e z&>b@LnqVD;RuNFWF#C(WK4Ssj0HvakXy9~Ejbc)OA|Dksbg8k8p*lb5nFt^6U5(_%o7NyzDu@DBMM8{32g(?&NY*&NzRe#yUI{6LU_5`-{_CWg?k z2hV^oL$?S~zd(Z3p;Cow|En{>|22bwiVv$z0R~+)Y!h7JAhpI64y+Sr5Ncgik63&b zHmd>C=AfYhItc(pnE{i<7=!?fUK1qDsM!HM<}XRp^6wWv0I~aIfkj{&gX>3ObiWjX z5zt>nnFjv;V({1f(>)P1Mga_FUkEY<{el5tnDYT<(7Y2GwLGj@L{WT5QL#;+ener= zc^?3V1s&J~?SDga2P$fm9*h%yDJGo1U;GpsG6!rSbYn0Wg{BwuCVy%5e@e}U*(S;~ z1pP;mITTv@!t9cP`F=L- zEHGT=0Jv}xY#ro~zhL}7;s=L>7HI^B$-qtm4NJ8800yDvM>gR=d_g4x^n|4a@+ZK3 zU{MSzR4g7qg@I;6z#!J#0eavbQD$K7gTqKBS}ei*4-!TM89JMo^WidBXki3hQD}-` zxR4JaFzB)OHR}K5f6y?*kqHKtM9^a~d=uP^VIA7Xf*u|!8OZ;jv5aLobYXmv zF&Jn+YB^8@q2q6Qkb$0D|Fp(2HDVK!`AWo>GkJ- zTxcSr3whv=Pz~nc13@?)fhD65WCy^-@(MmgV?42dA_y}b=v|=oD;O9XZHfR4j~hJb zU!&Iq#tFXSSN!?o0|1Dn%diRNKzJ;yaE3-Ccz;CHP=;e(6xz^#@`~U2A0QLB_&K=3 zLBz-I6S@}t_t}>x0t}@Gt_LOs!VEHL|AR#=7=oeq3CK(qiVV{Oj37J!Kqs7l3oS-u zWAKACy)1Pd)Hp~+66J^*0YKnLhy<2-u2@mHk$FaHA|;9ou#8Mo z0LFtO2#cS7Lx90pSd;~3_zX0OfPjjP8R(i4%?$t6Gash22^Mc0c{d&_6{)Np%pEE8aTklSfvB&pp-yP3?=H{ z_etLatYc$WLYMET4`8wgK4x~Hu74K@{}E&ja1z!4Ow&a@${-X@I1I)Ozt;W9|6q^; zZ7vj<%SKz~km7)SV(U0)kxJ7;0~S3R5Kd4*{!Ey4p{W!-pF`6oSO*O@WMdd_2ot2~ z(dvb*!v;mLj>+ZY3!#ULBEygXJuy5Y_!Gr`H!+~;fM!ErB2ZnR^!_{soYb%VB#dRS zg@Vef(4&MpW&j%4ya+-CJO@PfVu1o7p&u$$xI$zd4DHaD60nYVbu)E_<}rlW2g zN?$bP17t3mR?;wBXgq8x18ps+Zu%J{|1*1tgMR`0VEvhNKZ7i2+!2D9bK+`z7WSTj zCXHz?WKo!mU`T_-afrHTZo+ZI3%o-U#EU}B8AIcQoic}Ru91R$1-K@%HG?x3JW>nA87v4=G9 zx&UjJz#bsN-wgIu7_g9wb^!r~_1S3{=K6pcEY`xK3M?}L`$u&FA`CR%`ndU>A43xr zq9`IlsK>B$g-wx|OM&EgfQ@mN!iJ}T45Y$gzB=MvB(bOxOhTWo&r;iYO8k$XFW$aIr^(Gz?{soJJAwfDYvlQY`FB=#iG7C>3%p6koD9Iw2V5jvDwa7z3mAPh0(`49^!ZWIPvyK|5-EfQ$8nfI;Y9{HE9MG9b}HGZ`>P?8Oft<0&?@4AE&V;BwJ} z04|I?g%84Kf@eVkH6U})F)^&e9ykCDUib+Uq;au~7}jA)16}2zE(0KV$cB#=(Dn*! z41&cr2K5q#(d+Q5qn{P`ty}${*}=x}mbDM~+Z5q54)m!H5X4^l0WQ{drPr}pg6COa z;fTaxIbKZBEfH*c@I;8t0xpzdD4Y1hLU@APzem4?12Uu(7&0CRU=oTpWZ_*qwDB=q z>}?8c3<1$%SE)dxc%E6B(Z*WjZS2P_%DHIdl6KPG$wf!ZI` zO`s3xreLOsGXPxJ|JS-d)hCUN-v@jXgeW^8lc@0mE;crWb$BTZFyZ7BDjPrsUxIN> z;kpU!D@?Jtcv=SE5nxRM81?9P{DFkHb_6ZXNT);fnk51BWn)u65jGxR!i_69Jh4umBG8)KWm zI>=9i*8z-vK4p)%JZRJ+%+L#Qr$XmN!USPsNVA1u@F)sKR)UPn5GFA13YiP0cHmwS zvOog$xZp7$nZ#5Pd<&)}pxeLY*#8h2W@Av;2(+$B|0WS{}|IIXux1r1VK|+7JNX40vi`3yl6)^ zhJcF+7rG;u27&S+>p-M1g%+j<`_kWWD?`I_Hu5J}-WT!z(l>DO*m;>P2V|xvd z5As}O4c+l%`9fa~76A)zb_!aYzrn3ututJYK zg*S$0GCb5F(BFcgF$rM!jFAiR43Pqa02t2;I*LHx=%vwp9c($odsL6O@Z=rULC|)r z9RY@dMlh&+czqZ6N8m6Q#{xc>05+iGK^qqlF4QCVKnMCcm`%a9h>e0V)6+fVrs2yJ zyiE$h0DE3Uj~WqNC|s}v0$^B~3*T|UwIb;eEQBmT`1S$T|M0&r#i3_1XwMd4*f;{LZQ}7Ppi;Jcrcm5I)m`3 z9_x>y|8AYaWD0w?3?nIcHiw*qf}t*AiuC9TeIr3afI=e_z(7I%(DU)Kb9NQT+!iP8 z*lYvRkfl!=awr38z9GYq!_l8hu=Jr{29JPPgs#%8|G&gqNmp0e+sDq!XS3HjM`_p& PKEjq(SD&|JzV!b9QKk1a diff --git a/Doc/RomWBW Disk Catalog.pdf b/Doc/RomWBW Disk Catalog.pdf index ab89e7420ace7b02f2337839324e33ed4a0bc193..c5d56913a915ce065da8f653ff6786018fb93fcf 100644 GIT binary patch delta 14746 zcmahvcU;fw_m^Z;Nb25;qNtR<^4_C_21!|EWF(=ik`#(~i^@(ZJ{gsaTnZV<3Jpq9 zLbztAxK?B&iQjpr;qyFRub;niKF=A?+2=g(b649ZTx}mYuLYwR)Imi@3X8rrr;O0Z ztqfAjxOnPos-AlIpqtyazBy!+e#0fvs=a4*UB@lCi=Jwzd%iO{S$1LhX06bEg95w0 zyS%xsm!_t1+nu@xvvNJZSVn$`n%?K_+tb3ULrdmYKew6xwfmIUcP6h+34CGr-1F2@ zT^&2UVWn-aKJWU!o`o*0-alQV^}oLYCCi?}?23;cYO^%Hljvoc(XVLmx;?gA2U#A_ zjJvWze`0)6PP^g+&Fop9{VY=N1aDuQIl?7v)>ZSbTYHg&#h*`(7CniIo71W=ZP(#b z)t#d!95L=Z_n1qR#?I)73L{ISllvxV_2f5Ss#F{8n3efQp3%c4n=fUw+aKZfVfpZ> z2WHQcEC<{X9@Q*MGYkDO&~E666dSeIo9FYf&Yt;OMug@%dv=d}lg2(7)@jcEBR;!q zdIa?9cW7d-=NV<}4R=%Z8yAk`fBt&QJ}C}}}Qj}F$6GTg4tD?6q0u-5Elo39;$D$CVpX_qcI zt>QG!dI=vpcIAwyf}Y9WmJb~k^N;=MTXPcrr{;O}MyH_1{jOA06|F!0?Z5KRb>#|Q z12-+zzxHGV|Hxf`O(OnUdenHzO1~K;Zs&ja)x1e2bvG2JfAhO6TuX?RM%3JQzmS>~ z9R8^$`;OGl{NA@6dGj9yMl5vCoqKg*^|xy^wYLv%+3+^M_`1RU&*Ka8MqD1bGlJWD z?3izP?bl29{yAEjX6F69hSSgU`H}zMtQX^4&tF>+HNK{{+TH!pg$v(i4%WAQbnoip z?}0UMs)IjP)_iz%DROUMjjvVZruBvi7k(_Od3Du&O2N=-qjl1z@SSJrh}9l0rrodrhDRa2gN zU3qzY*Ko5Dz0z-_E-}kqVAOATc=@-gzEy9(Pj6jyuJwjh!n+K@V#9{R^Ct)e>5ERR znYz!x+rE!#aP4r*!~+3+B*TSwmOO3cwzitPe&%e7LrL(hja@bW8vm%x+H23-*M3_u zYuc6lMkQ11CrCZGWm}h+m8~k9&Tlr>sJ%W(C*kB-2gT(JoExofu`jt_?+c51@3TH? zAN#&4q(FUu-^fQs&($1qdkro+do!SP-0}W1$9;|&&1ue^OuSqcd6F)ekfw(*<6qo<`1-*Y|K1LR|8}nq znAEMrFz4U-5zikkP3*31)gx%>u()&fo4t!Ik54uUSlMUp-c?$os{PzwIZUWKQ5~4( zbvtgqrJ9ZD(hKwK2PY-}H^4Xe_CL9c(sQK)mxFGme7&5!?9|!UrMHSQi|(Jwz7$dT zW`0=km{q>V4L2F+>^QRY@V=V;`S-nU{n`4^BkO#)l)P17MeMfJFuS*__Y zecwsnY)|GK=r#Rj_}AX7SJ>yBPbV+#bcBu3wJ9z(&tF%yyu*bO(zJ{#{mX~By>XY4Low)do!&*?jB2A1xNAL1I_X;P%;mPvU% zKS!n&AGV)&yxZ(>UyBXvWFG0W*;;HP-@k9%c6 z`QMMd=$9Y+cdVfIZ#lQodZp>Bf*Oxv_Nw};k1;96s}Dx;Go*|k=eA5S=wamhVs}B^ zsUP+m=I`5H`JgKPYms%Ht?q}DuD4SrEhSIJCeI&Uy1JX(2C8H$~vlh&dCqltfHP8r|;IH=w=;-7@B zXHs4|RGW8y?HJ)TI(}Auk3WOHax?zbj_+O;(oy}8rCIRbA9rqeRZ=nZL8$80Mpytjj9((TQ9rNnhV@`j%)vx-E+v2{fKfNp3vtz@c!u#

lMtu+$#2xnh_|C$$4pGKeX>yUf1+|FICf-7uj!92Ts!c2@~8dfF3u+N z_G?@iH+bTki<>IGOkOx6EZFtwvhkMl@9%n6(A_p-)3TS9AD?`{c!&WZ}*aGp zRqLYrnL5(F7M7)liTw{Uz>nEw}(bLqLa@0sdcq-))JCOoQ)%JYyaU+uR3du-Zb z4M&}aKD&p1f3oo7=!wSh4mbLUJu zTk~Q$S7Xq{ZSuCl>*cvmA`SiXTb%eDYG$p@w|T#OqMzcTWWRCh@YA2CzgQUhXGQ!M zZI}LhweFT156t`Sh$fS)X1^W3CSk|Q;C27?Fifuec3Z#q2BTB8@lQXs*b^S7S!qAn z=Ddy=m%XW0*DH>RHp}T-+|jPJ)!^ELZmy$_tq*ZOvh{*_^g5>7mAHw60{<@g*w>u? z>*RwEE%nYiwV-p&9uJZHtCyb{eA?#0jbkQxeKyQ3+&6mcnPH;>W2if4{9l&Mp0v38 zKBxQJ(uc>*q90^!Uo+50f3^SCIYFa0bUNLKKjJ*}+jnw;QDhN6xtGt_(>fnLuYcVV z=05XP#?&LddnHY?a}D*~H2KT!x^(Z&zI{iqoA%TkdvY}Wpz{rq-`W2~R)Rvex+cp`C~IX1}?y&OEu@+aM49g#RjD zN)xqz)D21e_H1?pai{i_$>-(=5+b=s2~u!%eOc-`5JS@SD1{Orrx zud>V z>I$zR-KK}a&L`t3^DmQbXs2xt0=lf*x~S%A;oS!Z^9F= zhdHe@b>WJ1J@WTPFj+AURzbS|s$BZRC28l#*gss1rI~9oRwqt!?&xBiTc%f_DI~s_ znqQ_{{!TUgt!c8EhE=3mf#xXP+T(>&0byI}Z$8%}zl_b!(g<0s z-QHT7e z(+V}e92wr$Hoa`s#p~O4k0b(&p6P_YZM!vU?fbojnb%ccWW#N3h&Y~S=*y;yQAj^sI9l@n3EbGdUt4Q+p*p~eW&KZ-!R_JW6D^mr3jo2oi$?(BJEO>4$V5h&STM_ZLMx^&UuomWq#CFe+o{cUSVNb2*s4AK-(c5~Haj&_)*Fpj3-bC!Xmfk@3!_)3 z8RmcR>jZzBM}Y`A-KO1*Tp8#n^j|!GAYtj%=Xi^=$vh#r4@SXVwsgmrlGN*)-K60bEZbDxu)4QZ}}37y$`WQqc%H6U$0s)(A9qTxprcvm-ZOF31G>R=+fA(d6^bk2cueo z@T@d?sVke-O@Gy-C5GW?h9|z&8pzQ0K|m*C zU)!bL&KZ$l+FNEMNd4*X`CN^#w^!sV_GrsR?HLdiV#OZF)Xbi!)%Aa-uMb?Qk}UhD z7$sVpWW{g4RhoAZ;Qh$~=Cjp8v~O>|-g3SFaD&k~pA6^EGhL9O7G`cZkW5Vdez>3Z zLupT(v60K&vw_KReSZwh?l)y^_4m4R=}ACsZL~ql&c}VrG+MOccymf&(7lEBs_637 z(d8}Dqsv=T&TV*-U@3-H6!0p#P5-InRT5iJiYP&)vnioZ$p7@`>8sWML68DVqcDnO zc*QkArMJXlKM^9S45J7DA!JFBWEm7D5FCNfqX?2>Ic0hv7AG)2VI7*~WJHEggorAg ztuS%n#sW$M*duZh1k19Vq8Lbs7)w^*F&IbC7);?YM5VJe!O@I}a^zS7hjAQ_of9ZR z;b#FCK@>y~Jc%j|U^G~(-c-%H;2D-xWC97?K0MDOItCIVjll#$#K;O1ek*~&ZzZr? zgT8;UkHAxu!ow1-MWNz~1cSpU0*BEouQ)1`K$S*P426j+ay)vDU|4}wwCMjk%`gxf zh-9Q7@TixNf=Hw1D2C-w+focCpk7BYJkuajvt}rPCRs%y$Yj;v)lG(^S@;o=iDqd` zTQtjXq~g6y0zJ-f5JCtEfMM5SNm`^8)>fby^f=4#BC1H10V5-1Sw`g18?XY0-GF03 ztq3m1icAANspgQ<+iwl5>s7ZKEz?@2eRHn?MA3+Eth=WKdkQ|l> z1-LS;2pIr+M`a=@kN_b;QuxJ58k}EIER#TWLegM=lmyKZ_&JV)Tt5&(8ZBO=98!qTB*{}K zV}Q|uvMwaJ2rUYT(jdzbjZxAVBmg5h>>Mw!$^;3LhDwS!DZpqRgRwNpNXl*p7aX8+jNswjW?77DpCHQekcL8)u~;NHMx1fu$gd zg`b0Zu6QDoXq37^XfUyW1uji+c-n@_%PUA*Ab|!X4Gx7~ z1T2W9L$DP^Dnfoof)WS;4Q43dSldGhq{u3YWfG{Sq55DMohBg#E4v4{KEp5y13O$7 z1k^UH3IhomC&BWx!cQiFcqBoypbV5F7!cDBOHs5UQzn5pKahYFgpvUN#Yl)WO(;4I z{*5lcE3lkLi+E*(MucS)9x@43`?LV(Q7KpssXqikiy})aj{cSe9*9ssDC{B(v?lU=-H&Kmv7e7IHa87V1HO%aI&|stKA1EdQ|rgAEi=(6 ze`DiA@L(tmnQNMZo6pI`3}MW3pa%?whYO4^O08qP{sn@;0u>f1je*+4SRi;TS%Uts zWC^VmRtW@X9Z^jSBrox()G%IQsgvgkO#Lu)VVMbLF3f>}3F@p+s$fl1udR;F>IW?l zyuxh+1SJnQK$Iy!#G=*~;8K|Q;PPnh5g^D>j}o9&!EnK@a-b>&r2zQ@4I-EsvBWOG zm2iR_u3vd~hh7d6`Y$f}GbmwOg(X7aHxVsBy7~pVK86I?5TP)U#0Nf+#LKTBNVsaC z3SmvBJUgIf5+PhrRYO+81QbaD%ZV_i5%svg1|<;0(u*i^)Gs-#{>GvRvkanE5!zPN z=OID-n*SPbVM6%@SJuBg3!(&}#^SxADDtS8<)ClnNTE!ZfpP| zlGu%T*oYvEDbTCZ?cj0%LmMuDK^OKDx2ZFeSEA_93QGk@dl(ZMt^V@z0mo&)zffH8 zX=TmGn+u*JF)c7Owm^VdfjJVuu*iYH!6E|YUUUl!o(g3c-CV#FjIQnAAc-awc@=^V znIx=Q(eW2x1lkb*W^+#^H7)_5(4#v=>T0dxMWKh2EcSq2R;209ibwE{ut z=TU+%Szx&E-hd`41}c7&Fw)O=D;Tz5Iz$OVyNM%X;~NQ9LR%JqQD~C}F$dEr!b4&q zcF>zZ*+y*#$pUIGf(&f{i$)G~2FUOO9T4b_Iu_!T>J3E}-W)STSKRSmP`!!~kso z+W)~`kw*Ok7-K68`J9MmOsM#1`wF<=!61yR|7P{W1c2EXN-uH~Kqk><0~o^^QTcWN z1NT>k0WM4c&9Hj=%Lmc@D!{NV7*wiQX))Xhu2hK8ZQU90=l_^a}xG$2SC_d zHcJQ!0tPJfb9q!*Kp$tTuOhATh0>&5&kHIkS2V4gC z1t?g*npoC9Fc#2sDopBNsB{kW zPeJ`7f3?ZagLvn|3Q&8M1q57ppizbaV^~(AFj&?oF|Oy!FELyrmTRkZ)3B*=N_U~%?op`{muX3%XT$w{C>%+ulV6_=WBirL1I4c>Ur zzD|DkLHDMz;qYjpsrnQw>%Uq3Gz7fz?Esm?!wEj=!IBF8rH71*Ix7gMG&9uOUw&W3 zW_q5)ULWC{h%;s&?I{ZlFWPuC!G~wqtjN<6d>e=&!?zo#SHn^s^A8@96dIn;T%mOX zf{sT!B!I!PPv#5vZ&JSq9SF);fEl+bSv15kte(+~2@3-3K@C1y=1(C=9wBj4`+o;;gWfY8*l!nj69ifG~3)1ObNSd3jGLD!O>8*mzjmP}bJgawBRj z4z?L=&5}dxY(;v=5Z;bqINElAe*gdfh@1X^0c!pM9t#2j7kGN9fgE5DH6x?JBZsK{ EA6R>RA^-pY delta 15216 zcmai4c|4cd_x~1?lD1D0Om*B#H>5g+x@^lNOp1 zrClhdBHE~E)Al=$Ci&buuh(z>GN*f=|<fO^iT$pIEe+G@6WZeVh}tWCxGc=e+xf88(tZbxnN6txLeb(4t3`ti5Mef;0L z;#PIWB_mt6atX}S|H~+QX2?jD;21Ibd2K>k*29HrohmX^tBW3me4SF9-_16@GFzk5 zkUc@}qbzs1_*Dd%>y5qI$G)|FV3oRbu2&cRJvEo^WtkRj*!6JYx#&8_uw|omj8#jG zTARP7&$I-`(DrkO_fNk0vcTu@{($FaTvPTrAD!R*N$ehiXruM$a8Z|twF}$4pJvBD zND0kfJUKGoq~w&9!TY^?{PHJ;dOk~7XSm7rO^Df@ZGTYzQ#b#RaPm*)(XGR2bthCm z8I()Q{XLfWzrJjeF*;8gvsaO4v^OuQ?TWRjj#`;M{ruA%8`mt(T-4RAXy>#PZ_mH1 z5`6|_9xUxwy{FQIDmNT-t0MgG_w~neD?2Yy-R6F_w9U4szBVOlPdw}1)Yd#PJzMg9 zDeqX4dA-B?kAapG1DCbd&2@V3;Se`*R>g$6z`W#)KAzW4UoSfQ@#rP-Zi#o}nKSXr zjW26`n2~nYIJbMzxjRd;`m}bv+lq_6P}QoNbarNeSLNw04?hoTR7)Q0?C9TWZJP&P zwrk=Xx0cL&;27i@@xXk_r>|S14DG|0FJeYGGo?HB^*`bio_k>1;=$juV+s;yc~#5~ z_@s49-~JD>wBUo3egBKvvcugMJ=WJAKjmT7=ibp3IX!YOXs<5lyocV9afs!_eU+UbLD_VF1jiYj)U^L{lgzb2z+2i+r{Qq`uHu3z$= zxsNgG|9MJI=Ir#%J=)JYbMa}Sw@T21_nEu4toK@1Ri>fs7j;hh{;ull=K^U;YpU|# z*)OlcqbmZ6#(z&3d2W`5Wmxq0d-dN=TD<-Axgz>p&X=l7o0dwmcYk!h61v!KTm2bB z+bP#p*$#eobYbQbYnzB??>0u~+5FE#b5xg8y=`xM1%`e6Q+i&mZxz?~j9S;sF%zFE z2Ko(ILc6|mzM0%5Wy!Hy#L7Xrf9Q9zS^wzETa&l7U*@%Wo84y9+M%z{8vAH>KYek2 z6;V-ob9a!V!C~E0#p_r6t0*b?YU+kNGhc*u_32h#*5^g-kz~hudw$xe88iHPGh8BH zSg(>4s-L*SVU@1$*VQo%&d&~R?GzUN&@h%L9OLb{y7Z;N^d8?!7hf~3jLOK_^`$gE zs!eV$m%j_t$RYPaSG^fLHDiO%aEF)K!)!wCE=;H{ypk|DszY9n?(N@=a4*{_U2;y+ zow;jw#}7+uTUmPfpFix^Bia3AVv1&P;na=8_~LGl-7@A!)s|l@JUS!k_Z9Wao)pC! zber%0Fw4`^A+qy=%VNTcy6r282LH-esXlLeS{@l+_h4znjdrQ&5giwfiod+tbHMzD z+Yg@HjV)Q8aNV%&zMfxC>vW6H$oQOH@4QFq75A{*>ezPvTAKIn(vYlzRujKk2bBM< zGuX|?YyF_gJzD;8tl!?ri*ss&cW5O(FXd8>|Ka|wqeJa$r-0Ajk{%wk*XxkgtuQIQ zFr_9a+w)DQPl}W+n{0l6mUuL#Tj{dUW%1_OQ;bBrn>UACwR#(nJe6*Dqb%0a*x%u^ z-{q`L(hBEUpG#}Y4Bs45gsd)}m(b@7}L%X;LOStzV^7L@nanx2*YdZO*6g_NVTIlIe?uhnN8)IaV2bIfJx zgWvaX;gJzr5nN?jpJ;hy-h#o`QeO_$mVDcH9W>^^?{lYqKVS52`n=?QROGe~uKFDovdS67^WE@W+h?`3D})Ye(P#v4r@<{qs0rnST>_@wyF zCp0o;f+FUkWp-mxKZK*-QD-fP`-ZJ<~n?2Y$vn=n- zmf4>>&G@qVSbKW>u6s#q4(xJ18mB$(&0F86ZyppzL)euKpOyA%)xo$iQX9|WAxGC; zxzaZ+C+^9j#q=_E($*o9U92{59@a=_&D4~VtMywNd*I_8$v#w3nD6SsPgpL=TmkY~%j zJ=j&}AFV$uRp(r|Ua)4X+qzU04Z|Wva_#b59qU^d`{k_ z+?B(QX-qi3C+!d8XD7~duc)w;499k#x`p;RB?bOr5iT0-JKA~1BjX2;b3c2Wnc26u zZ;)^9siLG}4U@w8-$N%2U-9A7@k*a9@AVh)OG_hb1A;%En!eR`$=9`B?=HQvT6!^N zes-PCEL&~%rCoOKcI{ps*nG# z#th4kx3>6Gy0Wm*C}HRAm3~!;R~_h7pZXDvWi@r>w$)ZsHcWTcQgOa{Qfo%+iFQ4#>+RQlGnl< zN7f_f`iv6(dyj;5IjhFkduL5Ov9|I3#(86Qr$3IgxIEn7cb;$0oJR+@{gX4$v&Y$k z%Xc4}z@N4raI$)5pnr1Qpq?J~|GfTv8fEGvT};{={@VF-?6Jd zW!PXb*F?iKf^HR@u|6m;-!!t!q3zhD_B&N2+Q9K~TiU>PZx=V~=k%xGK((+|Zq~7u zZfkTR>AdpX8z!kCI+0IKPlDyF3k)=Wl5@eX{q! z$kEzEyV8YS{_J~)7y=E5#nRU_}UKm3yUP_Gb+`(CmPIkA{bhC-bA6OW> z+s-bA-TpZKe0u5~T~#+5aw}07J6G>Au_!DwDA;+@Rc$Rdo6!6oF|2-Hl2~MAB`ltr zHrmj~mb~y~RG4eO!W|B~U+RypnXBQkf$)(gjA*M7Kd@1C%v5TYOU;%!!zeQ0j;Ot| zPo1%bsl((L*Yv(BgDf{3%Tvs$u~r{s8MS3-5ix$w_I~MleeV@tUTt3!s68dJ^Y88c zw!38T7Vf&(u*d!TC2krq3uE?XZ`W|Mer&0!<*2`P?RLGf{eBA+TU)9QDh+#@ru|ec z%5si=X!_tv74h@?YVKsddw8FjrJw9;tToasEIK==-2U*F>g||+4E176 zeoG|h9FKDG%(FCz_{T_5_3BD1t;u`#tx2;Oo2>exI%>b`l5U|j7IS9ORpz=Kr*7K- z_-DCKd*CA@MgG=H`fDQfFF5KcBG(=>v{0y@3>)iUbx7+s%c`>sG0!Sc_1^A20~HzB z(Td-kLd^X99D*G6?hrao;Xyt6u6NX<)cOa%Gu*$V(&bgb!r|s1jA>`UN!->DQ!bTrSm&r0)j{X}yvVCN zz+!f8L2QEIg!REXT?d)V!knBqMR2bT9VXTu{#Mspb7eoZwDYOj>W9MCh3!)P?`}PBq&TpnC;VBErf}&N`c_iZsJ^hb z^L2I6Z|7(mH2uz~j#DD+Hfzo?RX-4_NbhDfGe`a2p1-zO&iQSDuUSX+=RY1`}l{k@H& z4sGfAE>z=Xs%3}uaKmXg=2*Je+U$^~KZX-@FzfRE&fYfT+f3PZ@A^anxkB#FvMfn`t`MKVJ4Awgw;#9{wLh?KI7A_$Qdm1U$zvK%TC2#!X! zq6m@_SY=%}D)&<+{W?1%GT7N!LPS1D5G=(Y8-t7?kVAuvWqEXCmM4{E5*&sVcx9n{ zK!V0)Bx)I0N3#UF3CEJSjN=4soj{QiCKLtC3OtEhhNlU99m8Vo?aOkNSf*?_4h9gMS{2;?_3}A(&EK7nEISkA2B3!P? z{>>P`G6I&fEF<#h?I2@G^w1nDVwM3Jrps|HF-7_ToSew>sQG!CLJ^MOX_`V^!gJsg zOQAB7VliAGDL4+YF`%u09uR5==68}NW%D=LzuEjG z4IzSl5C9JUAjjeB1O!?kh-mRwr2iY}0A*AQ%lybclA$p3lMI934$>1l3}gvrEk+Pg z_y&)#*g96C2z()pWdsSe1PwwGiZW^i0^$vgBhbYHlLSm@!T`8`v-trrF`S1oD>j40 zzb1q@#~@f_SrIu5NzgL1DFGY_LZuQd+n)qKaflU2lBdv(L5ATxIFld|%g8d+S|B4u zY#lGy3g`)G2y4WI5UjL_$#67-RnZZXRWv0M^*#g`fEr>8Mxgl?q1a?70BrQy1SxRn z?r>)gtF=%7exOoIr&6SVMF~X$2q_MQ0#Hj?u2w22Y3?y2M?=>YA1#G3I zP`)0N9;{G9<)Kj9@_-^Jq|pS2p$JVhfw=tX<|w8KQNjo(O+w_gIH9Zoj>hUL4UR&S z6bczuQ7D1HNCVKqe@US9>ok-=ifHksfWqK18Vy-EAlHPE%C}<}B#a3lxXQI#wm(g> zKriHb{yGeNkj7*Liv=Og;$Tm+U_$JBJeocP6n;uVqZ*1l#*bkWj1$o!i2*h((pY(e z5|7a&z>uFf{EO5>Tw*3TZuF#{lg#s}CBEBv5~1~s%h3{AP9x1$IO`ydA`6uOQT&^`+e2p+}OMMs#cbd@*& zM)aRV9!n}l6fsY;U?22IEJ4xeRxCkd6&DIABS)AV=FMr(5 zT!EU29flFvmPEG+<_Lf%u>fgqO?YFQFV|0Frp44>BxY zpb5lyqd)*sBHx1%8J4F4Awh45Efg_m5`d|r01cEA189L1u;GvZ-2l1=&l5k$OiLsY zpz%Vn4%%5PM4{bN4o9GuK#MUFD?sy!ZY;3M)2k-?3%r1tU*Ms*qn3fwpdk+Bk3MRxj0L)Rb#t?dSj48t=1Q~5-19>HI7=8#mhXElFNGxLk z2eG^YIKsXMlnrArB6QiZ&6V;B##7kcp}nNhkcSVVv<4EA$M6VP7j{4qhRrP^^haJn zZ;FvSz&s3HM3F;?91H?Qpo>TVh%B&wR0h-ljam^J5wxO0{|n_)Ss56Kfbla?&4u#8LI*6bKd=R1)ISf#LbW{o7gQYFkf&FD6`n&+c5DIO9;3zOf zZ>ij*i}hZx4)O_I$B-?Fag*zyMTY!G7XtVoU<`+$(YFp5!SG6fB*y~93s~mBs0Paj z=;43Pz?vIDXjH&n=wTp@Q6EEgqM#yAf6%rFuFIgW0U$&BI||66`%t}X%P%i=w_Gv zeBF`9Uzk4`7_6h_XMRlOMF;TkqR5~SEP)VU1yyDN<4_r}O$5I| z7eWbH$HFr7Ff0Ypg{%XIK+Eu>{xshNUJlXrfCL%pJHQHThz>(s>}3dK6x#d1_qbmu z`tR!wEM!pfCCe}$!zO4Uf_2!_AqDosARQ*un42V+3Zr#fRz`Uwv?a?0f)TqfO0c1{Bj8lA2EM&G#VeEOJk7^<8pMaA&+HSu-6~2JD^OVU4gt1 zZFxY(qq!~XqGUr}hv5Rt!IW4z2q{7W)1Yt*&!Xu2BzzE~xzOVS1yTMWOe?T)0LZZV zBI`CiKgsd`%hXUR(KKP914Cq>j5X1)2~-{IFfj8`mVqwU@)=@`3?!foF|520WH8!L zmdVO^zVp$eonfMn#XGFV=9lnQ0iDu;OhoY&bQzTK%j@u*f(q4iaxmmiJAyKe9v#{q zya0m?bs*^ehY!Hqh!5ad@oFd2uggN@+N8AczdOomfs z8NAYn=wJ_ivq8dDWpB5*Fg&s0sS6wfyD>cTw}kPgL(4DW${&P{d6b00#@LJ+WIum~ z@Cy*-wsENML{17>GQ+5bM!lXpE8v(1n&2)djkb z9U6Z6i0lEnG=+7x@LGhSF8mr11wT-R7e8!ce7pib>_cY*pbI_858Yp#Ei6RepWx|= z$EX$$Kchs<59`pUO9*N>GYV2Xg=Q1vKg`LowissO*z^K;4LYKfCnQ*Wzgdrqq8EBNT?g$2x%`>6q&Q^q`sh0s6JW^HH*EhEvr~ZGVsN81& diff --git a/Doc/RomWBW Hardware.pdf b/Doc/RomWBW Hardware.pdf index 2192232009035d98b74a07916e47e0f07de6a614..efae7b085b816f7a26fdd62f111f345517ef4d4c 100644 GIT binary patch delta 26092 zcmahx2{hGP_Zf=@C1h+egba5cRLVS)S(GTsSP@CZjY5)2=q9Bk^DGpZ6%7;_5=CVS zQ5g%>f8XzW)%VV?wf=9dch`OU?z7K6`|Noiui*@TP&og^18n%HgR2+@#t(2yLT9#w zDC6pmTw{_lG#$6)arlPWtgCiA{r1P=Yceg&8|RF~s6to#$soBP z=IIz>+4cLm=S@$Ywzz9OQTocbC?qqCSUb9Z#_759$aVp~jgK8a=8Wy(W=36OF6f>6 z`0<)X{{khcm^56%yMEn1_7cX405VnpLvlt|m)rI;mk<#683v*JQ^BlbsC>|;DM<9n|9Qf_ZOquu3f z=bWFvIH;s~eMVrqEA@47?kcP94|~AK-Z;w29HP?u5FI z2u-^|F1yt9j-h$umGk7MFJenVle45#lm+r*gEp2wU+k~g_L1%(y}{(V?8X-}I(v^- z>~`dp*UF2@vicFcqtjMrjs9N!S1*rlI`*a|{yX!2dTIZMCWpI>*t4DG(^Y#s+mf$q zJWsqf9xxQC{8B4LtYbKzX1Ky*szYh{0nyNT>uWLi9d_AwbsOg1&#&`%BTMy6`?jin zNX5L-KfO`rUHO*CH+U4Q0HXF)0ja=*aVmf+#E|7 zvX>v9h&qX@I;ZXK5J1T4+GFD0vCwYejrlp5k+wFX;*RkHRjL9hmKPjk;-U<#WDNSp z?;4cMzf1IB+}OHh{`1~x1I4rqvhs}|vuk_xOCD+I-#?nUJez59LwReZa`Ha8X-9GU zvt6{#uW#ymj-Ig2zOYGZ4ddHni=wt~%<6@Vy77j+=WhHU1y-DsWSWaTD68IE{@&zi zq`O$JO*7+bew%^LF?WKr(uYwOT$Hr35byKXVr|7dKMGEkMJwI;zB6(ET!j2Y#`&Z% zKbxJ-B7SbhYW4$dD!F6BgQ597B6Ht3Qgg2tyUf0GVH7%>Y`Xf1Fx^|~Io{V^7rN!7 zu^%JbZ1ZgVvU1a+>)JUI`<)Z~8)oiX-G7$bwA)x^nBtQf>b?-FBo11eR16?)=cIixL2EBSw&oJTpS$4}#BRa5I=|inB+lek@n1gT>^=D9`i_ZH`wvD= zyd7=ps8l%0+d3KfR`u(&W%a>t-?-aXc26#Uy~;eUd}mn6h*#nAGPGtI;bJ-8yNHLQRF4z<@?`u73GT7epG%kAOwZYM$ z2UCGU-tS)6z4X@zDvvN+xHM<)ri2$|(@|D8GKT7n?iJ9Z2g^(RwN8xYo0~+|`;v03 z^Y>WJZ4=oOUN&%jplzY@bz-b+y`^1xj+mtH1T|rXVVSwKdBk5;c>K&qx4I;y(jp$q z*}3R}mL>1qc%yHL{ha!^^yB87Bb(0e|5@Uz)>Zn}D!t-Zk@fmFmM%C4;nu|MyQLE( z%6-0G)EqqbextGpbJgy{XLeCPl{fg9PY%}h7dBQZX{_uTDw}=Xmf-96^SXcXIVBlqeX>iDOez{bP_IzHPequNhJ*JT=Y&1t;0 zo$hh|ba&UK4yh>mlbN~uZ%S_w9|VkFNNs+KUl6gbJnM5OsnU4

  • WOogD|wpKwUZ zZ`xS2hN_S+l-p+WLu6)W!--ji(14_&6LHHbPkHTl=ui`Ri{bTLLcpJ)b85uq=O=Rd z-h^k8LS1h@=cqNNbPYLYFG zj(T5E$vg7SKId@r=-Z~v*GTajOEvB(8|7`;*P~QBQ)ra;-RQ*Bq-=h)sd3V0b-z}A z$#WjoCifc221{f|mN4#|E;q?c*Uhfroj(v)Hdt_wN4U5uG4N|=Omvq=@o7=7rJU20 z=M$ajZTG$Bt~h)=<8|3Zq5YowgD0a~!w!65tSEi6OQ4}r==+>CF;|F7cB+s!xzk2ap4 zzI-5Se`nnfURRNql=p)1`0t}HR03#InJYVYM-+}2oRWJ$Xde-{w=*!181}K^&W-lH zQw?#mCl;5ycHQ81`Du^x93yvYcc*W*M8F~6tdy{a75T$~MQ+tLmsV5C{i@2jjX$U) zywKLjZF)Db;{$K*_0R*4+(GLH8pN)^yNBmY68cRmY>8D0L z*4AuyaUz6~MdK8fmmM%EydCveMgPU4J}z=_sFLK1TTzcU*0`Rp5^QvJVu*g3T6E0i zLy(%a=&_oZfkh{(QS~f0#27ml!4IQT0Mxjb;nq_$8-P6YqWz zh%{_YygsnVd*2I}x4|BytrrE$n;*q+>s^%;&NMR;jU&8OJIopP=w_5_)sa+su+>^) zN%Q!0H_>?85V1%jqbTjY=0t{1a(?N*a9T!(+B+7;oIbl=zH!Bw#AY*o`JnX-lFr(2{ik|q zq^9*2vFBw;gtlNSmjY`MVG_Yo!lYSTjqH*Xm9BE_@}(xxN4KNWWmFV5B>GxiyHi!P z%~g)aGH79>p>5Q&5fLpv(YV%iK;KOv_N&6==@v8ojHT%$otqMcx3jM*IEO1t@+K!s z4G6KXx+;m&cwxrxcHVd+!)&{O?z>lp8p(okX}-dW(uwxV3)ge`swMSHwF(w0TrN!n z%;9B8@bkjp%a^XimxyNTs+A`-nemHq#ai9IxejNmub#BtMT=LI*Z$+`^Xi$V!qv(d zFCGc-^p^8Su-UmfojtGpRJWn=mX?dtle79ybzS7Mnm%q>N{Z0aVH^=<61ce|4LGbs zbN8#nFr!?Yzf~<*yz64wInB%ug~yCNx!*ZUUCxdtZEa$IW}sKd`6=1V{R8}}yu5qy zTcz#x+PAD}*_vwi*ZYfvANWwn&o#;hD~_qVO7nJ#9UUs~jw8Y9@M!b7^rh0JRusxP{742dUoB`(@1ib$`TUjEY`~m);G|z$-XI=VAIBCAZbn}v4BD9PjzjK zT5CpTxRU|%2u+b=zwO1sbEng9wsar9D({lpWw=z|&gd#*c6?}+(6P1thl}B6B^^80 z6^e4*VTVNxoW_}^xJ+GJ?L7}fKLC^%1~T8r*1y!P##MypPU!76*@oPJBerre-;SQO zN^-DIEIfUuq{fxZI}m!)GoIu}vNf*RY{PX{ zQ*S(&`#SWlXW;$35U=wAr^7zp&W=odCOhw4ljR)C+1Lq0rq?&Nl}w)%9MT*FB~rAb zssJ-@1qXwTz+9)twuP--8w&O_kHT%)YpCiT?5tcsk>*s-F`SSSZU1g z|2m;@rRZ}1O)@XR^oX*>rwWFAj@}!ti!vQwR|`4bFV&2{;-7YRSf^xTZ^7;^K8b=Y z%7q{EcZt+Xcvy4#89neCbiEqm`5~=ay4$ef){L6>3)dYCkJmE>y%)7FJ6^u)c>S(r z@KH%~rsIta$-Q1@@_9QSDf1T0@t&s{NQDcYt_?2U8OA5wOCpYT5|^Mt(0 z5(y8K!tOZxN$xtCmk`SqnNdowmvS)WBWdaW!Z;f&7t1}|H zS}%1cOx2!La-8Vx-$;7@vqdz#WV@iZxn7{Tw6$c0KttxkuRESD6)H8_DO6H&j7I%rk>pEB4Ykw(~BJe1T_-V zzURID0a}cWC+*E4nuuV;gO?>`MODWi4qkYBnGr`is8l9)jL3=KwQi)AI?ESs#Z0Gp z3^*A$&TL++!q(f_wN#Gp2ma&K&}ZG3X6>a{&W@d*b3Hwl^8P}j+v|a^Z95xV-khsw z2x)jwqiSNJyrWg|?ZJBuX69ccWti$3@~`=}whc9{K6xVjA#*`b((}cYcORH1R9an*q3iko-!NJ~VFX_Vqm^FE)6yU;1oE_&f8 z?ZSG3)iGOPx2@EoyOsAdzPZcnGH8^Y5r1;IVL#9P*z;j$nwuN1SLm2DMuqtZymzVj z_;CM)7b8KhDt>%g67Me6Y3*zkHAZvRiZ(Qv%m~ho-29b1=dYHjBK$<0ujXqJ zu0XUU>M42XXZY&@(ZcD;jNY*q!B*`vevV%w)dn}wCPfcv^2M6+WvT_958bm=T5gR{ zcEa<3HZ!sIy~R`9l0GxH@8xPfpSZ{6vxcLxcBbr#{8_Dx17q>tubG5Ht|QcA(I-C>CZ63=nG0NW_YLsy|+ZKl_xwxod#l1`TC5GL_n$_Y#I#1ZRWlSs%GlZvh>QqVHw{cHRXIUU!Bd)gW!3yq_ zV*LX+l5?U9d?YiR;B#cuLBMx|mGD*X^@8w`B8wyStA{(f$j5TmHd&meRW(_}kl^Fo zp+ZUjAjfoCKl=oSwD}{PLach5L2#P;qVn3XThIFR99xqQUeGY5@*cnqM>z<_ac_uN zp}i$aC)D(L%+eH*WdaV0JkB!BoJrlC$v9m8rNs@56?vwiMN%=>*=xnwHt^e+sCS(r z;&5Ka+u6Bgcw#ut`MuNU;Ff7t;T>4?K$p10kYBFGmS5gjuDVJpoHuJjqS>Nit29wv zM@1gXln*#u`u4N5M%ma!9MQ!K3mhHHHjr&BJTJ^w+45(^U8)fe5(*}JwhhY$K~7?3 zV{q##W3g5!o&C-alK9zUx7oXH-@JT=wXL+?pV#WI8L1)Jf+UwmE<7)NIX<#U+~nX zb0OXjOh57Y)TZh1p9%`UzN9@0XWW-pFB3_0w$Z7P+J15i#kEE%@AB#Jo1e7RP>3*=iO36hp4!XRaBXb_a-LGaIt2s9X&I zjd@nx>2gU`Bi^(sKS2)^Ga_Wk zbcfUN#_U>K{sBXg>5khaW+#iJ8X`I2>$h=ZJlIGWoFHLQv1EN`rESm_va8%h(5%Z> zmQ1(amR=WDB&FcWkRyU7EpXSf@#f#z9K$b?CG8lgphQYm7kL?76_TtFAaJ(yQegeE zkdfz8As5B`x?T1^lr0?EQr4DJ`QgjgN*UD?$G$3eRSHw@?vUVE#>rG8vk5X9cRoG8 zv*cHze3mc#Wb?`U$Hg5Ac;CNqu;RI-MTp26pG)*v<9mO&v{z*AfxSS+u!^Nvr!O=BLId?wh%7)VeXT zH~Gpy>fonG2O0B;ZheB+tPe2)=BrgMj0}F$d46MBl~K``+Nd$o-^)JHf3Ez-Dy5^} zTrX@rl~b8meZqbJS!QJga4 z`_#L^-Qyp6#wS{mFKSlK@3)^B(W;r4+s&-pJpU~*%WBij)7w2ye6fF|Id+jzb3!Mh zO;_eA?tv1x{gj6wPFmN#X!77@Gr3=SAg6kN?tNUPjZ9sJ(dW0UY(i;wnO zrH{APP3wG*6iwhB3=(`rj~)Wo1znS8p*qvR~10-2M0x$GW}J5?7Dk@r$tP zT{j=tc9U=EbbTeG@5`2eXlwtcrd0>C)=)D#b7vbbW=ZyWq`8#UbuHhQ(Loht?vKd% z8RlIf-+6hz+fU;dh1g^1_1fZ`<{RGSy&ewOGN*WY>r&grNoim1cZ9}{zv@1i-fhUx z^GKZyd8D&9#nSBdx^H3iuGb@*cVCuS9lWNbxaa9Ex<5tnz%7gWm2!T^_>1zMJ3f{u zmT`8!@2qFE^29oWF%yS%RR8D=CR|$wA1}3%Obh!M%&;jfURP$ZMw2f0;N_L^H(b8S z#`M(^qvl&v1ICYSoq6!J$F%TicS~iCc25UmXTqv2P9*iSbq10oavNAtY_Pv7k6OAX&CLDzVHgloE=k~mOn&7NN`^6FA~q<7@hMa8gv zYtNteFXqVYD{!_iZF+pB>z!M)kB4*uGm;Q$vf4%c#z2qlGP%g?K$SPS9*=*N`A2-U zSwDZ3@7#H-yGe`t4|!bq-n6yb=R>?;p;-x~r!S82Zl6h*c)!2t-lQa|Qi<6|zcg3R zzS!NarOl_O^@igQcgr~T2ASMH;vPz9DM+jd^Sw4Xv|&Hrqf!0sEk@(%0Y}Vp%Lcv= z(|-iK8sDrG5iRg-*XeP&_RO5t;VmQOJv&Uy=3d3!jyb&cWpTcTzx|8GY{yVVr(WSe zvd;l`sv=|LrpjFUxOa-&%9(o>mIWVkds++kui4%|k#;yFwmD$ZZkRN(+xYs(%8c!O zF5^bSn^(@8x0clGtE@jFVSAzC#K7zYeyUOQk1jsuN2mPr$2I+Q7;WDEg~fjRM_(Fu zeUcdy!qd&aAIUqon^;L(Ra7V7Ya*0zS7%MV?8+*u=Zx0guRa@Mn1^G9jK6t=v=jGI zLT5~0ynPeU;2f=OEcnSVj-yBJ$0S*hp<>p$eeJ>zT~o@7uS;+T_B05b%If%J=s41M zMyc|7gST$w)>?&yc~OgBUl;2sUi@?N(T}mKF~byk2leVt`Or<|GnSX??sC&F?7Gl1 zw(7@d*G}7IUl^m0GU<~JZ)Bc7v*@Sar6|1#^_g?Z$dyP-aN?e6AubR#;D7m1Z&`1= z;_HH-zP7~JUA=h*{M zR--@1Ji0bdf0R6aK8-Z|rnS>aux&giaBtY^eVw5P`FKDmn8rJWl!{_fT6mOFLbZMD}3BSP&^~A+HmI}}6 zdI^TArcfQ7n}8OV05zOCH}AI9g2 z$CJ7ps&BsoV#6f!E0wzMHl-K@)V5zQ197BVsoU#xIdU6&U=c)~pU z*dme-4YTzIeXvkbxV&C=2mfiM`Aw}Gf6a9Vk&HtZ zSJ~j&)XS@!a<2*JIb>Y&t3Gp6UJp)2CfMkyXPCPKFp}LW`l2Xj{6+yesk}?47e&(* zuG}^wUUNQO<4`TtOV+W$g-6R~S;uN~Z`3>EO4ml3M2`kf+6aEArmk6Dj5)ie}4~n!!d{7i)#&&ftA*jMNPmSv}-8&w!1tMAZn% zom+K6-0ISD_g2RUfd|37K)^l?z-NeZtgnw*(2zqV_r(M|L_-V%(|HxHltsN~q&(Q{ zxKZKC=CoRQenR&tXB%9RzMxgqMVZ@N1D}j|2JnpoBZaa)CQED-q!s+GIR|rEM+wIl zk!(^s<3w}TH*e(f*pliaU1up(8dYW0sJkY&srFVnwZ=$($~Y)fS94vR(Sn81Z{_(- zA3GQbNI6xcN2pu#cJOoYY=AYl7*SQ1Wp#aOVrSN;Ra?orh-})9TT*Tolx+$vZb!lJ zhH70$cY(r=*9n{zS zHiTG8#fZ^A7U}h?`i(6}e5uYg-Fe$8g?FQ#OE#z7(OZ`MLPCa?>9zLpjMiZb2SJ|f zNVn=&<Y(Bdht&n{+^AuN)$KJk6)p@8X*X?Clq z?L2!rM7i43*)w(12qGSl!EVXinYvCnYHW5%H{Bkw@~f_GAia_ z<&<AnAIj znMmWDoAvz?ORus{{!jH6_Vvm0pG*1@stjsA9a`JXp{XrNCB@TDo%9F{%|gO{-P&h*R#`G=B=H4CB&=gjO#tFcaMF#eSE)o&SmyhBAK^F;>Le;mNOlu3S94LcGT+i z+{m2IqkVn&%Gv9O2R_M}7w=m5^}a{l#t1Ka*R>K}&ff-OU8npHtH$3LIfmBtiE zUsG(H5z(t$`(U-$Y-Aj>u3kCxDCI>-iuKUOizc&qgealia;W1SWEXEytJ&ZTdAb79cP zdCtV`xm|mvUErz1TiS06PM#aT&yX=6G>I4TZQhe$>vYzrg84H-$zS+~f_GK=7x$X! zm!a}2gW}3WGgQSj+V~$H@ts+|efMIyEuq?aWf^Xj)$dp^C`J* zo_ki^?;Un_-@)^WeEor&?}?{1<7Ry?mG^Cxd;H}van7eAfA;y8Il|?0is33R7>TYy zzGe6Nh77I*GPLTuVsw?QU)TTiKDo2y!}glPPA?5II@>uvsWfL+oZqpAy0>SE{DtTO z%a>gOVuLYV*Pp{B!Z2S}veol(Ny_V8PveiY9*O4?e|67({VQqD zaI*3nF^Opf9o?Qy4zJxOBFZ!_U1=Qgy|(+p(3L$iW{O*TkA>nlxp&X0QVTSi_`2eX zQ(b;~^6S@aPz+4k`%xulW$y8J%HL-z&E7lSj@>8nw13so75%e`+M%z{N6kc8^O40Z z&ofN-+#nqAUhO}9qVCXU)hn-$C%;bkcp>wP#)0>bCw2|13LPx**-8KYy^t|idtE|m zuwR5~yKj^a()B02i%mXxe*VC1{o$&$Yii=)=Y(F|;w=kBMMypxE0Yp8ap#)bJu|%? z+8y-`w=|&2U~i(G+D6iSJFPV&LfpP>Fah`OWW08Tskkp|D!%y+brL3u&MBQPPUGz1 zHxsRGnjZB9AF^HhNKYRIxv!&MQI~GH=#!jyx8bf!P}NE+SC8=^;teYPRaHzNh-E17(LHc~Q-PP+Rk9KO5-2U4| zjAnMVXZl6Wk6PJR7jA13wQYJ7lUM5+baRzOYLu($1-xi{X;oxhN{$Om#;HqSFupM3 zMMtZcg^S0qgc6A|6$D&}hMU4iu&s-SXzAun&WU12JI)J}lp?pSDWu_4^i#cDmpH{p zCA!PywYz>0Y>o+4`ha)&5X!Hu;m2s&=VZ%1V61U)Q7&on`~lL_)?js3{9f)!^4W2j zJFiJ_UE#LvORrnOtXno#Xp!5gCO3ZDO)erC?LjaZ*Hcp_y-Jqhjx@aGFQ~ZujM}D1 z!}o`5_0*-CL?aDf;9ST&v22}p)Z5sTW2G!MZgz1pQ#+jCEKuv}^r9r_lr}?VX`Iin_h~W*F8aB$u{S zI9rM}8Q0<+7QAj1edXyMS4#!oQ%(A;(YT`7c0Nw{y}QX37A@q3ucm7ORa8(LPPZty zSXWJ>`stfmhN+9Y0O4DREIeFrDAU;!m8ULgzQo5?OWjT@okSo9HOcdL3Rt=P=w3p) z;Ci0ovePXJL@Vtvy7}o6+1&N`yNT4!n<{==zsU3N!nusli^Svs>ZkF-s?mjymMhgP zc9bvnSp8c|DQ&g>Eelo)KFQQw64Y{8_QQ6Pz1ALvFt=xT@cC{1@cXG30R8Ybc4k1v zyA#Ia;cA(>4T_Z^#oEOgnnNMX#KqO@Dmpvu?MxWFBXk= zwACh+?DdXj+hOEvB!AlKl1=wEwZpoM z=F`bhdLFNm8r1m&Y_)1`tMNV`3-E6iT^vy5DoASy*3Q(uVzs36u(3JUs8@Wtn(G}s z^RO0q{*<6Pu{%YMAf6PCSl}>go2wwt9p2PzXzP(|wbmbAx}+24<2rEd4eU=wTDem# zr5aR3JtKo(Rozq!Aw16n!8dR*^f%JFPCQ--@RD`FTB8J9CGMc?=H^YnBW?{2CifA+ zH)Ev~v21+}}#u13oX zFP$c9rNXd$Ko-6ho%}3glwA$K$LEzLrZ4reHwspyD){cm*^{_&a+8(pYevNv?M-5# zg!?lC*+-_nkMC>xmQf5DDE^!;BW*b8u>qy^srPK$K6yKCxu6zipPDG8s?A{d+BeL?TcSmIxFw4oChs9iM5HsTH8@vp`3L`h(5WQMQOR@=(0`=!2akdylbI_tIae~UKM^Sy z)+l5G7LP(jj)lWfXaqz|0Hf0|Y*O(=>VH|X|HBg%GIW$rDv5+4NTuLN7(6N&qY6|y zp3G#^`kR<&1j0Z2|Jj~Kq+zzFk)ebzWs$(_NTZQ3JA$AwqNC#}cxEDt1ZGD%2`fQ5 z1Y9cp?RdNCxOpF+K-R{C$DHC4Dw znWiif$Zg^9I2=Zg@nky2N#G$kl9`Dt5(w9L2nj^Qec`E8D(Xb>G#oe+<`)(TR847g z!Y_yY>vF-qaHy}q)5$nGj;UtAxzZVtI{^p3Ag-JRqhMg*6ftW_G%^N81*VvZ-kd8P z5pIDmJQ0QAadZMA1Ogt9BVl0Rsu0yC;FD}Yh3+C-<}NX#HZ zkS$7rfCJBf#52fss3=(ijzpj_n^`0frf~!u6{F{@+ri+$fuR9r^p{8ij_8+a|GHsN zJkWQPGdu;$83ji~t`SF|fN0RQ6yh(3`p0}&xe$$64Lo5Y2?5dxj1(wzOeBGvkVs*! zFy>sj0?~aOfmsbnjw=Cj28@iUR7^l2K+b?VCjt$JF<5YosD|MPkU-Fx`M?FnhzT?* z#+N`|N5QB99fzkd*-U^0<{%K%vFIck>T(F6d_<-xiv$*(PDX`51m(ks80?b9Ok|Nj zf5KBBNkwlJ4{-tmqmyXNFF=BU7!!^N0T+W#{)e3_3F(WG+G?KqZ4*2??qo0<)R5F{(2pJRK7{Nd)i}CQ#ip!x>s119Ck`kug3Lw#OrQ;PLRk(xN}*4;fEK0}ot1 z=`RGS7^wn1j8lg6nvQ3(S^PyzWIPQ`B4I1Yj*&A$H47!WDT@SpF>qISRCHtzE9zg! zBsvMw5*7(m-Qlh}X1)Uw7_Fl~_KHOZ*&zpko&!d~DPY;? zfhka1p{Ihl@XNmbI7KL3AiW8)f@7h#Pl4na1EWwV7@k;!nawN`*q_K4KLivojs;o- za6jv;fdm@&C=@CQa}qlFFE9vAOfMD*EIQPQs35_GqAnV_+2guWS14@u_48M#u@ML?|6m7%2Zgus>H!CDSNGWFriDd^Y!nqIok)Tf z!MdG)(N#LMvan>SnCgp8rjpQrM~85QdRaPj98j}_6#JK+{nk|+0BKN(08f}JW_do$ z5g;g`Q4lgT20Z*7?K|2r45dj_CBEl1^l>jx4!{10y zXs9oN4Ke98oRkXp69gpCSqz{5UuEq|a} z+3XHgB7`S2Kmj@x^1&5*K<=mwfZ3vBH0V@Qh^T1+jE;d({vswADxum;fT;4%@qbrF zcmjp;3;6pk0EVU$cxZi~T|$6Cs}mIog$B`*Z7--NM*MUV8eD+{CcOt3WFJgZ774`j zf{9WwTo4IFj4Oq1IXpN^1QKYAgk|NZLkAcIs_Ea($qOb|2x&6r@?furG=K|lh{>%r9$Fxm+P5oSsRoS_*Lti_|r zE(?Zu0I0N~?)%52{y1tV1<6F_x_xjgBv}D`aN>y8lPCmC6l4tsC`>OF3Djbts)xg~&6 zA+=$V!2U!<`vGujD#nF_B;b{6B8vp715gQ~ItUH}(@$ch1yII*`8x?rlZQ1u#OMmE z0|ApDSKtEmkQ6-DLxP9L1a)X(fayoENT5y$1dUNGAc5rq8nDoE`70MBct?RqpYoSW zg+K#c8@wBsJ_a4U+h1UqTcY9!1k4FwAoTA*53PSHcFG1}?$_EsrccE|jm~Tao-mSu zHza78#0u$X`v6acSsj_V4)Oqu=~D^tW&@E7kU+ckP-H_*#`I#5K(82zPK?n}A%8%n z1*1tiiCN7ef&B@Zb|@Dx@4&!lFn?#R@c0`S&<#fY8Vr5VN|ZGW1rm-x0&~R>`!LBN z73}aYT%g4)tI3M-C{N8+E8O?4TbqXy`#QzW@nLT2F(aDTWIOE?5`^ z?T>*EqvKHngXs+>=YoX$mvQ_tCYTR^F-0AKW1;>MCd}xY2CyU|ChLGnD?HeE2P80A zGgvRi_MpRs&V_(1=BWT{!j3UIcoc!YI|4kImHpRL{wNRtF;)!BU9A z8_^`2^(+A89q{0?|IG}*29Z6HIofq zMhGG|2R~8a8Ay}?=Snsl^RYLlq$NDtK}%B@!9fCxG6_%JFpN_{aZo&Pqy%Q80jCs$ z)jvRf#lyrN!xNM?NNxxk3SI}Z7Fu#BjP+6kg~51)1%v3@(5i||MHOTUR7XN205h5rGgCPwD22KWju>g)| z70f}ZXiMyQV@)hP{Cl)?V(-rt3dc;VQ@8Q zMgq&~^5QGoqRXW3*rU|G7v=H&Hy+8%oscfHcvb7y%yPV!abQRryDA|9Bnn2j~C< z7DHPMJtGXXQ5cMTF);%Ez~I*=e+~j8vwzDGybc9MtLRM=Akq6bB6uey*SWIEc@fVEIVqh5yqBW2VD!uvq9Vt~cu|BY<_2~JR&psgCXOA^|(gSCIkhu>ZY z5HUs##RA5*peus0K~~opBSCn)g}o-|JOBGS8Nea5%Ki-m7}lEr8dj0OS7Q7zyl_Ne z6e#mh7{pTWy{OlL=MN||FrY`E5rHJ`tlSck3@q31OdNAMti{5J0^{FUE)Qi8@X){Cf?Nsu z@~D?5Vqcm7B8);1W+2hRcm*Of0x@{-fCg1kBBV z5iu`FAeSRy^oRt-E}}CGc;Sb`q)yPr!1xUaLg;S#?$+CV1zd{i3MOA!D+juR)7@Qa|u(fIPyqAcWstkW7ee<*tJ$f_vsi|9L8;_N) zp8#Ez$UkDFclhxh&-1TJpWR!>;GdDsShQWeKrzX`I4gRt{q2dB70%jbw2Z>}TX)hn z=|&kZcI$L2DKWiqI8JkqwXf;Ta1*1CUh(qhge&E9kFRKnU$E-KS97f;Ry+Gxmv08l zn4<5ueyzfN=O8oNlJ0mcFXZ+PAG_n{H0DVl7_%pP5L3;_$s^1aqfOX+sZ-lF&neX%7{u?mzPjv@3T$sq^;h`s|F+b4!XH zoC3D?QT$ZOCmljw*7?VM;i{bP_0N5xOJ!f|`$l5VVttjDo>n$fBZ;sK<1Uw zytegRZ~SxYhX?MTd;W5Fa^yAbu2*lviCmFHu4(W;S2>Z3+m0t;_9IF52|jKimW9UM z-J-MklA7Fw3#a8NJ?qebKk8cL(wZ22LH<2&TKt7ih^}PDrS)RZL!!?f0cK z@5I;lE84GV`_5WADLvIHkYaMErE~rKfeIU|kyYlWG-UHjTRQt%8s?jMtc>0>H}cp9 zo!Gh8CO*HhK4Ljhk$JmC+jr@@jTFQFtE`P04Z7o>JsMv2yY}FF*O`YNqUY(m8)?|L}p$sfRrQdY8I zR$2{f-4@kTZ`VaS=cPo()lGSy+;ZwgO-@_Ru<(~R`pefuz9SH^S?an11&_0dl`CTpcsdDheiURUq|)Fd z`;cUDcTCc&{?2Vz!;ei(<(rq5o{Zj_8Jt$_-QU9MtXZo4I;FP5x;bF-SWD6A`Fp;) ztsSpp?9mZEOI zJ_+7M9Mu+_7o9THQ>I^DbT8DhA@GcIn$+nHhtliyd}Iqv6jN8Z^U$^vB zVb09Ld>=#Bv$urFt(lKV3qmg(+gY5PH0w*pi_J&tnpW?P`DbV6%FdRO(NVwN=Ujck zp?ZX>`4MZAK0V#;EaLKJA@x&DZEUWhR;c3r9M6v)66Xre^|*QYIOpwrS7K-#bH|OM zB~>z6Fd9p`nLlzoKvZhhl^qXOWxQQIVzFb*xXRh`l8T}f)+&d(jTGsRt(Wuqtm`Va0~Tlw5EZ_lU)UB1ii44;{EeXz^L z?iRb~!EbYKTs?QnZS?)q3h%EW&(9?nzrTiwYR584~vT*B^Kqr6jgiRxjS1bR^axs z3&h=H6whSo>%FIp4~dMp5$1b2##6tjZM@nP@T85vlU`=+buYimea(|M$+2HtrOJ;D zjy27@=krgCS|8)t(1#&fUN^fj^mU^GwD1Tee)BY?y&@=X+#PX;kPq*JJ4E^M+ zz4B9txBJX=pMLecsB4= zyU6+;IN-_7)8yO4yA9uT`#*gUs%(**2e_?T8>(snX zwb6i7=cn~Y8g!l%gicId96EM8a8!O&*12f^_<{Qo0ZjpWzKj!k$J(6lyLX7Qsy`z~$!b$7BJ1*SgLdG5?T{Zom>*?7t)zBxVz zBD6L}J@$AVEiDoqp|@G$YkRU_x*kltqe0j-HeT9Tk;_}?My8Jnj<=*(t+VJ$^ zHVP>?az~27!Q^RKVXKXrC;y>*%8K*YY#z?)opC#V)js2#ZAmS2^?7c1Y?3MNa*tgg znBP>JD3L*-xrM97STYkCvYkq!(s}^hSHu zCY!mQ#)h*h>|{dZkF}F8rZw7#+Nh`S2v_NQsPgA=`BIjzkT5kjH3>*G^XH*9x-Deu0?Gt8>a)Z|UtphUFz z3{9nyRdS1CEShKEeltg(E|Yw71*|W^id50eH>-A6<&QI(abLt_x~7M^&M8mI(llWM zb5kMzH3DjDUPq^8D;^)Cxi1sQ2y+agCAgQ$^ES=Q&Q`oBaKb)ofqh)*iTz1?kKYot zr8t@y)ThDM#K;yK(G6i)5~>FS#2w8xT>a-EOn)I^W^Q_r&L}j|Ut678S()C*@)W<_ zBW3Bn>EqsyWjA+M(`1sbD0s}_kBYYO*c5%hxX#36Mrq^QCE}Dr{DwPZ*f*y0#h7!K zDHmd1gS;|y{8=`H3iR!a$XTE zTU})kG$-n*OQ|St|GwvLikCB5%*3-;i`BFhnz#+rR~|j}JbNr;d83+msgRJPv4Odh zp4d$TDT<@9>~C&dECZjs!gOLRFYY@&)Yx(Kw&8lc zY$HQDB|9!pC-Hb(qs+DruLMUi(>fD(b(PYG$`|c8@^RuWd~cL0@skl!@pI|xUM=+oJUh3-KNQ7;)EJk$IjGf1NXD065&lGQMK6Tx4ffX zWl}Xh#hRU6xk7U`FnjTaJ5?ZGSijEX@FhMS;H!;uyLOT9`KT_XhxdER!`H(K*(dD< zvT3I>+EmU^XJ~d8C=(o6G5b<(cobRY&xt>tutHG$)axi?bJH^cDuWkIN4Rpc6~2Z>vyEXXNj26j;zZZ#SDmSaZX(|t5MCbb+N!;p=r!MnC8Ap1wNi!-v=5<;W6Fi zWmB^PG)s8-OU)Gdw9>@=Ru0bY(XlaWzxg9UiL_ znO9b?zvy%|LvHoyn-iZ#-}{QP7ZTa&r@6$+=g;PzJ&lV&WPi}$7GoQUa4YdpwMa}h zQG{E9y-$QYl#9$@PZI@z?$dKwq-#R`%k&(B_CtyU_q44IJQZtrle=!MQ!krm;D@6G*#$4<+NlElQ%xz`dfcPsGjMEFB3&A>*sx) zoV_{EP0u8T%Q~@3u&umkpBHOwAYTQM_Mqm5x0ICmM)Ir=_TwgRZ&bW(7&YYcZ4lH9 z^|tN^3V*ln;5t#-Q(fT%BRNvOZ%Jy{njSq9E0X4$TkR8H&j|YjdE^9pwNI4!xzKe3 z=8dN7?5yXLRnLr>lwVM#y+F1jz)HQQ!LW4j$!g-*htrWyE#EXYyd;|*VbusWzdRTF zCEiiHId#6{wq{naNV8wy$^(N%QAJH5d&Y%g3!~n7k4D;CdT889uK#c=LD|f6Fy&}n z+?&Dd^TPj#J6w2F-rkUTGa5KKM}6@oMMUz(rQx z?3%9gsc{efaTxmezk9j|J^tr)>;tPYR_gJgRHSnjsXyUAc*`K#h?RpG)4q5H+*5hJn}=-##7y~^4p z_ZH5Q)A793{L>+Rw3 zw^p5cc5LChs1XKVs8CS&gv1Q*n+{%wOAm;%sA>X3xeSW~edZU4j}sMRD|MNl7hm1( zIpy{uHRQ43{>~L&?53G#)mIjUhB&3iYNlKoG<$VuO;26(@aV2p=RGZyec#sHoDlU5 zJT#Cw;W2C4@)pv8#=y4)MO}9rwBKobvQVTgx_+w2Rz$PJ{P}ZV$4EzQLx&47eNCs2 z1j>J9$@j!trFgzxZTC)RK%45kK6B6J?3*5kCfC;`*q;}^bn$Nf-I#Joai=Fbt4BWv z*M)p?%ysS$idl2Ez(>c&_Of63%hh@JsB468n)WId32&c&?%qH3GC6hY-fOz=)_L?o zH{9K->gug4Pd*(j9N2cbzdLJH++*jVSA~2}&GlGDzO0RkcT@R?qMwR~+1b~ADUSJS zc%{wFY-XxXfBd5*4Tr6&E6R3;*M)})?b@TG(M)AiwR7YvyZ6YPtBm@*u|?+LV;0qR zcn3X0+h3j>;5t7ymrWUvd{3{cUu*b5L78n7uKr{edtjSM;6GP;UK|P^dfFH9M)Q47 zU(sOin0itWD<@6IzpY1o$)H#=H_w#3+tSUMOHSz(OP)ISEI!tBY~d4Wi-^97lk|Q* zuaV{3rH|au-5io4>&Z@i)cI^(>jy8sb!IUtW71~q+AZ5FkHt=}seRpR`Ai{qbFHBc zY5S_~*SEGDY90<-bM5Pp_+oqO(uR8lx?>whj75W^Hf@dXXPNUmc?B1HeHlJsPbDN~ z$|Zg9+8kt;vr+qD+P6icwAHy6BUj4>vU^L_Ybq@2xS<%rD4Wu0ojuvG58pnrPCZnI0rvV96RJTBZ&(A!t0 z7(B!)7LZq{SaXIPHREtdgshbGNH33sahGR3m%=HP_Wy}3Tas{dMy7ME=T7d7bLqWS zgiBsoYh7HLJu?M`Eb?#8;meT;@H`M^dUEcfQ6uK{>a4bIW$7f1Pcj10A&RU3=_Jo5 zZ}`YO%89~!%H;g*GY?<3jZi-vl0VK@Kife`oj_TWE+o6k*Zh);i=Xo5q=nlS#t;a> zP9$D3k53}Ekj1Gpx4#kwE|u*IyDMlKHfLXJua?VAg>0b<+);U(q?6)pEC_}xF4&k7 z2uh3mlNOpp#n)7?x+@tzXWv{E8J3X6R>^g)?)NNm2o$&UEci3{YJ+${t_p$j%IF6C zvA7L?3{-D4u2PGcVQA|bJ?%h_ydwO`*q^zzhxb7Ci$uZtnTZw)Yl>G1*s1epXf6CC zumFx`&6W8ebbM~~Wt(jgE9v{(Hi@2S6*68D=d^!iL!yLovb0LInJ7zCp+r%7#NH|* zOjUqcBc#9TUUB?>qukl92No!AaIiG!xGf`{w4w9RG;Xo!_olT6#vbDnve39FQ9rvl z9!~eD)X;lennWrMA2V5X}{_mE0V!27nk@lS6M#g?V=IE zZDmR`?Bi$OP2|};BWpIRz+K(ZiC8~VB>}jxTURSzKl{vRm!HajF>jfPK4qm4)x#9@|T4}9DZM=DTmDx+8DJ8Uo$Qa3#~N7XxSUs6JindpWn5`1)+NSW@vYRT*x zN!5ePZ5&JuPTX}pBz`kuTS=uX?<1KAnMqMljZ-GuZ8xx-?~;TpoKh?XnE_XCYA; z@5HxDM8%u9uz%u~Th_Sipafse>#XAF{kM%~cGB{Qwg>DK z6S;XGm6^UW0ZFNluS=d%F;^1g7E^ZvqFXNOe`ifp7QNV;uGxD8Lt&#g)3K3qd@`k6Q1)?GGcUpQ1+=NYYOawZqc~N&=mG~{2mv$V^@DT?EwX`~Ho?;^( zaZIr^?$)K8RVpt%MH%IZm&y$mt(1x%a!B7cRk?@o@qyG}sY(RxN@P*T$SnPN-=uCu zTF?5%D@OOV)*I! z$MMsFCl=j{&|do`TVfII+U~D@^&1NNcCWBOc#{0(?f2@4^ZGmJkZ=Zz5*iu$d z-}Wh8*81UGR{d$~agX7~knxJ@H-5L5J`j|;GFdt?pK)R0IVVvSF>bR9W8^mSLZbNapA;}h)4)2zFh-)bAI*#u@4#F zANscT>&~%Z9uc(%_?MSusoT@mO|M=~b)FXyh7-D^@ z4|-qf-fvMi_OH9MYu>X9yuodmJ$)XP26W#JjkJlX)Tdi78qQ&iy=)yGeA#r!Rnjm! zbsKBEc%J$j%R}pD)pVW7wV=-YVtMCScaq+!9nMvLGst#tQ={uHw6$N0^b4>n)odvJ zI(=olY}Cj`g;+x3oZ|%#LzbSNns?)LC2fl${o6X?UE}e$9Yy?2UPpVU&e};{mW@fa zH;p^cbNXFw0PX26$CRKMdp2e5Q7_NBajHwg zVX3wA`i3RMJxii@J{Gh!D_Jh0E#Ln#BQn<5q$$W_e_soIdv&Bsu;a3mqJteDLq0vq z*894-upzOSb*k!U`MRjL&$e89<7GY9DN|_K=7t@+?oP~T-p`nLV>#PNFDm&|=<9Aqf`9-?%OwXN%hwzKQGEskoC5GQ5NXt!MZ=^aY|K8$<2^jwjp`; z@;kbnVXOU2yO~S&Z%t1SDX(c$?*DA2Yc1<0bXvD@|C0Kp*>i1V)=%xYy#BGxi{N3& z4<$yQ{q+bsj-9bui8UpzqlVvt+R}aP-&GbK$;vTR-3xARxn z*6ke_jL4C-RAh%buoxaXJprP$d7q2D$~UW!HD%RyJ1!S1TDr#g;grRS7R!%$p*wB0 zuk^kgV2&Jds~fHmPd_siD00uMV9`m{x5r2H-WBBLO}(|SxyO9s(Rr{)SF69bolqlr zdAraxX_vB#sqF!;lc!b%>$D_B?OIDZoz^(?^y-!B%P_N8Iku^L`>s#h50j?t9#eF?c& zBWS*o@YAk4YxO*OEVjp{u@d`?KSYkLn(Q`NX&5#)&G+F_%^f?XKZnw7cbNOKWoZQjcJ#-uHC$RT9;n8!^3wiRv-6u-c24`M6?o+VwJyqy;-o# zdtT^v_gC$VZEsUwT=hS3Dq1^PBe9P^^YR1#LVsuTS|NduJ(D`~b;IT#*|#;?XS?#( zsdX`A@)7^{oqaho2?(CvI$8AQovA zXU$H{4--2yPtNuBqc+N^)|$ylcUI!+KHV2b`KnABUv+zK-gaOpef-|5XY9d;>(3c~ zO3shGtJKmS;xz3b<8WV;wden~%wnW@Jw2wdMm*%phMBKcyf!<3z~+a}Lbw$xd%9T%k^=+;Zm;x1>eRDlSP2e=Yb!Gnp%CVefCj&+XeP%hE{F zxU)=H(!$xqGa{Y5CW1FX&@NIWOg$iy*EVM&x%Eb)x?9DKM%m;W2dl;GU7LFJ<=W3A zAKgrvVJIaUCZcagI>2jtaest}{s`0AFui=uXQTA7D}s_1nYHr?^6ne$CHWq->KvY) zvSNn=fvVs`kgr{tM{^)tG;?+}YLsDJ6cEhWFB~bNuYGf-V9tXqzC$@$J@DsTtB|B+ zmx{QgWtFJ9MoNf+gac*7N~_p?KtIN{Nj&O$vAe)R_@{u9Cj3#DTV^Zlps_4_9%0@= ztL&N$s{7)V^j|v)ta(G&k<%f5K&#cOx-rI#Dt%eZ+bAbH{!&e&tlbvr5LT`ap>A6` z7Y9&8(WEaQy>2FY&&h8<_n`PU06}!ls?Q)?;l`zC@ntpLcq2p5}!o1>=+tP4dJwggxWKVzr9gi~j z6u7)@^7fHW@&Jz1m1M74SBNs1&ZnKHUXj>IHm?4pPm80cxJi; zFy*x{Ow*?Eo`0p9z`8RxBvsw*ZoGQemRH@bvgxCF2CLX5KSqeIWG`m#a(z{}PJw)S zOddfaDWzWXmC6oC8Cbr?gd-k$W73(8UK^@6sJdQysUenC5q&eL!8|-5|72dbnrP_b zTTuq|4FCuit9rK`ejqisIwOyM!%}U;D(tMu%|`}&3j17a)-IFZKex=t^@>nB%yAVj zRuYgo#*$tgchFeCDI=|kfA!NtX?#xUE=oi|V(JFGWyaS5uc?V9hsOcZa@d|<{Ho4g zEdUUu`bjggbjVRSgS6CnfkVoh_q8oP9C7(&W8Y$;%WJC*#V#+*_|BS0)ANhBCfp9a z`haJ@R)hfHEq)F(S2ie)Sfrd%TK5v;;3n5erlU9-TAwvf{OmFSa+`7M|12Q6AaiigS6q z0c$O}9%`xtBnPH99{VI~ud=hc^io8^U7MYabswc*d(co6#p^~-839iXv>{`yhC@}V?)+Fb0UcfIfe2wK%jd6Fp3bQhg z_!sFa2{z2hkrgwqv4ZyO`rO5CpCzYBdi8#kJ$;VUJ^h(B9~;g7(VgkLe%8`GYRjBd zzmj5Aly=W$?it&D?#^-urAN0%zW%@>+VoD24l=jX(;g!~_UwB;l zVB|Y@@UzO2su)`8x2|ywb&I8uc$^PymvtAi{y--P~`nK77&6gU;DPtwr z+$K8A6HT;y-&C+ZR_EKDH_Dd5Yes0RHf(M4Pku4Cvn}T3$`U)*(aZ545}w#je>D=@ zSe4;4H-FLjTZ^wxxP*wURa#h9_cbotd)0mR@Mg^-+xVB6?9wi2s}0ubk0wINSr0EJ zjBsD2rk@-79D8VH<(wJV90KmMVqIaj2?${{G>&;tjJAmaTG))S_U zw&uYdMHkyd*RST6`s}@Wq+jKWN6E@HUwq<1pE8G%R!CcX&TTsyVCTFhaoB2~Yc01@ zCC|%j<(B96FNcHY-OiN}?2?;PXI|I;wxRQo@9D+Fx537J0*@R98v;+!TVlLg)~&5} zm#kz_o>Yx{mj~WDbhznOP+v&3w3?;Y5t8~qJDzvpC z<498CJd?PgIZivz6SYQnE-n*#HC{B=>47i7q-55e&0o9oe7ma;dtss#ixTws z+qvk|y$`J=S*72W&QhLgm2wO;+}*`@*k8QtbAPVjKkvBPcDDo{3|{)b#FMp3M|Y~W z#z_tME>8|A*F709Q)|0Ssb0~*RT;aTGt1iVcCr%+j`vL)Rglc8eyMBLclVaoSL%a} zo#pFU!_~g&$3^C5Bo0?pjyBCr&dOg$Ej$_W?kZK@dEdHA(X2K8a`x8-4<0uepZM}k z>zOL!PVOP|6Wuw&Wi9t2Jxh1W@oHQ-_Bdh7>YX#422{1Wd^+0J>^yz7|JpNw;X{XO zJi`yJ*ZI;y9JHA_e)iSSyZu|(^;c7duExad-tx(9tB2FU(Py{QA~M>q#FzMx9IuHz z8o#vu+iHU+0T+9TCxRzg8N?T!@2G2iGLDSBuAK8Gsd(Vs*4#akn?LG2I3-pa>cdDM zv#QX1G$h4+(D_nAUut8OcDvuZ3ct^tt`j4XvP;~T&u>XOzVXYrv*470;L*jy4ZE}} z(tKX3n#%-4BsZOrHCP;TIWw>2%ygY1+uU$LnUR|_4tlgM&Y(yJXuC(Sast^RpBt-t zXmjO-E#5U|g?TWxTgxQvuGbIt^sVdDmK=#~c6W*9Dm-Sq?)fpkoH^Hd?u#7eU&|+K zAtHU99usnFuX;>KO;Tj@nOWzJ4O@~vFDkS>>%tRG84$2bQ8>dVC6kmt>pZl0mv39| z?jn%KY6tvt;hq*1A68Lg@k3x%k>z<12usl1XZ05f9 zMm1rJaPL_u3bkDPGD$WrR))4}H$2?U4E<$N{FL{3xZe{X%A}mXo_HX~0$P@da+dDy z1K|f68(Sr8;1i!Zg%U9R$j-E#GRH%f?M#{fIx3!`F%sLYWZGIN9>fAM>2Ed8JXhP{ z(JGg%6BDwRrf|WgTZA$oOx+JvH>;Mz;?Ui_VU*VH-YQ{bZki;W-#j;r5q~_Mkf&nc z&(oX+tzpxBlIbZsS`D}pBsZmhI7f1Ctj>ZiB$F$^p}9IM44TUp>W-OVrm{Mki(EVO zC+ywrU7%U`xPWDs9(Gq;Gbn}lDJ|^o<^XuUW6!=pl^i($bLvI!yT?}RxSKi+e@JYe z+^c^0c)WD)zS$`X+m=KBakHgOu7qk*d3HtOvL)%zksh82-AoMuwL+8Y21kLbh_K_g z&TmuERB{#B<`}o{z61~Kxy-ORT3n;|g{EUsJ6AS)(;F^17L75K;2^gNuD2r&dZ|=> z5t*bE1L#qE@o7_b`OZwaRcbpzI}{>Ead(i}q!gUePjEJt7tCnlYZIryCyA5x4Icfo z;S;y<*_4uk8O~<%vO)9z?MyGYGOK!>3pB7-^As9gznuPoB-+*Fp(Nmc>%@DKXw`Lh zmXbib*p*MtL++&lyxQS>nhM>^Rzf@1S;!2!z0yKfXIH)#JyZJ8OjzJ*}Zc>_{?rCn%p9sjnEalgwLnnOrI{Ikz z$fnH+K4EEYici#JeCx{&Sk;--Yi`K*?`AK3czw0`PyxWtFioR1g7?Bibg_pR&5H}&NlE=Y{A zwJnRj45sy-J7VfY?bqZqr+p>vrBW{Pfo|-MewXn_S0 zox{@?cLWC}KCW6_*>Sh!Jn{7tPoK;W8dlF{z&ta=FxaFtQC`>If z6@U-GAU7cJQb{B&W`h1hadsL5KoXszMIy4p$kW6lyBOT%T?`&7|8y#mOd?VV>^TNJ zbASCq*MKL@hCy6F;QY71XMw=?4+H|8Ohsu#2AzS@NCX-Iqmd~zww58!A{GVvio`^Q zlV}tg0ojT~r4s1$zvq%D6cQ1i%cPS29tZ5x3FIF%*6;IBv5g4?Dusfbn@VN=JNb{f zbP9HEDwBY14CnZpX%;X;BN6d|WZK^YIpg34(UZ_RjzLDG05m28W13DRGg;_@ zbP^L=kWQgu3({!>8a9_s!=y!L60w6YKz06|%lf5G3=)ZnF32D=FlHE33dRhB#>ALm zFsK+aOt|^K_W=1biL{^G{9=YlCSuGmDY&SaG@NNB9b=kE`j2a3GC{XE_y4C+QJA<< zktj4w3RK*vNJIt`Ju#U^WugZm(`eLR%F6oJnkgg#1rZH_LIunFTU-PRTnV}f6$FTm zqf!`*Uz_~92bDoUO`E`?QOMXPbP}D4UJ0E+r=Z%;ATmklI0l{g)3$$^CzC)Xp@#!G zlR+}y<^OvigNAMltC3NqArfeqMG%SLHxbDYi8LA!kqnVUB>&-4Sl^u~kwl@Q3P&Vy zSo~Z3;GMxkBQy$ui7GIWLc^?yNChf#B}6KVMnyalfk-1#f7$0xiy)F1WaM-N;E;ie zl}IL15C#drHKv3h1S&_VIr9G{ej=Gh#5N(*F;5773%hqBg+NC&ok$^(QJn$y{$%=x z{ShftOu0Z>OzddlCB3XP1oTOzQB#seal`yZPAL(v&9^-n2q z|5opG(JV2sUAou#G`QF|HXTELekYN0pU80-S|y%%J1f z#9**c4JH7R#+3_zAPQq3#9G0*{1j%)!m*I0}RQOZ+}Rb0{j{W>l;I1Ti~?7=|e;mB>JWJut(-a5$Ai zL>OdIDRj(^;fhhb1Jw)$<^!mJE6@euHnD308WsV88BSjHJ^ueP9V%pq2$+MS2iP6L zHI+)DqhbYThJg(#gGj;F13mgp`;kKdCV}9KZUTyg(jdJ-(IEly4h+0d0fnKypGG9% zb6Jq|pr@k|A#XvLfm{&9&9E^A10|et7pjCba4M*@Xpnbv4#$!IFY!Y@joCI03S;XNKScxIf+>MsqGF|! z7+BE{XqdtQd;hT>^RJZWyZoW_hTS`zO2gs-olL~UN(Z|`;T6!ZsuLZuMtmHTg=UBZ z0Ie8aqcd?}0hKbeBmr}A4@ZYs@`u9xkSc@mFUa`=|Irx?tON!Swu_h;l&r9mfHT9K4{VH8j~NuGxS;ESvt^-o0;N<; z{0s_Y#pq-T)P+$Roq}&n`?p%~hoUn8(fli!-}n#m1I&RyZj6hN4loDXn1oA)PR1m| zgnIek4hiHB`34qJ0j*(*2_<Cw4lB(J0t}`V!_H0YCp#u3w%NXqb0|eZf0^_kX`!FqFGs#lM*W8V&PY zP(4EvQW!@^lNAmPEnh-W_>Yd%zxWS`L=-&2WG1S?Fph*mE>4vh4YNS|m16yr0*8hw zE0IMYV__Du4M^HhDbS#tfYKnxLX->ULOz9#gIW{59t0Q!|8X`(y%e}s$STnVA-*8G zK!m~<3RGY{?A~D<^^d&p-x@mS+R+7x;H%M-5TPE8j)Mx`e~iPLf1DyenhOw#EO2o6 zCRp|Z`_fTZ4Kxah@nI9F(IC=-ppD{wm`nSvM;!hCr65Ea$OfGZ01#u43;`J%N2Q|I z1Su-cAdvpp#4r>GK!XNCB{mMr0bv~ESe$X||KJdaXx0nB0KgQwAO#vAD2+(R?j3sC zRJOhej~ELr9mBFTw5-UXp`n7)d&GqXUAXGdsZ%<-k&lZmXN*Qb z`%NrZ5ZJ*6g6qU+BrKwXt3a#yP}PE`(CA!vG=Z8T6pi4DzdQNgo*14apj{jy6cjK! z1|7u05!Amh2|^_a?Qg+))Zev{pCAjWaTwQ7c*DFI(6E3B#W)OjQK9aPN|j2+<0T8Y z#sVglj0a3u5G}?5Xn;f)5jE6r5fkI&FmwzPL3xw|Yrf0>SCogW11&khCgA9?P3Tx) zg>J)dvHs|haAbvrBPxUXN4w!)kOhDbvu%jysP==0qhr?uiT&R`9b7fk$uPe_1=N5l zCXEHHKU6b01u)bH01b7wunF$_0pen~hDOHGKQR6MK@>;+zr+t$hiNq|h%-osTS2ab zQ^UfTra&Hvjr&VyzTZE9F|3fvp<(w95gNO9pken;2j_^w5KadZby74s3vbcG+W>4b zU^YyV04-nv254wL4Csf5maB+#=&ODAws8Jm;)law%0-9H0?IWkh&J0ewHqvYLWYc% zD1e#2d*K}U!(=KZYIqHSixm(bdY@2@z)Tis_Teq0 zKX_h_ z|FIzUj0EOV@e?z!nkkXf+jbV z_ppJ07%YQ~^ z#}7|}uq+dv_CY{J`2;<{c!#{=hXeQ>V@Z%3qaFa>py4#=gQK|=34U;aY326-jWENx z%)c^O&@u3g@FE5o$N`QBTHuUBA3OmKLzB?sXP{1jGY<7+K%)>@s3Ah0h!!L{1JQgL zXpl2tOhb-@(4d?5N8R{`M#DY*yv|=S7P!V5lduV{i=1a)zis5lg3tp)`wGzQ!leo{ zq*lj*2VT&OLZSgo1~o)a0?&kyY7xvOp(THqOGeA~K%=1PGR%d?kw}c?48;5@?E8mT z_<3UJOJEGr(B>zshrLaOjeozy`x#?71JU{i(BLUDvI%4$=sPmbfzeV2(6G#c^H3AT zTPzs(yW;cj(|4djZwA{K_rEX>#m_JoP(L;otJ}gjcpZ+!SRi6`R^Xb705dRIs2ZS~ z0F1&k9bQzRNCW2n@m9_0M>PPhorpOQ$oo-bz|kYLU=1{U6UfME>}kO~;w((Hp`eS) z7T+Bd5!Xa`rG%OQjS0`P5qZO__Me{Ww}C^eA4O+Sn*Ku;KScr6Wz@h)@M8g#22C_9 zc)&Ph4=`}};TmS7F!}FfhvSE#K7_hMs5qnf3NVcoT3{|@S(p@{5s4Z&yx74aHwk_* zgk2MqY0wA{H6Ij!b9@6<34)UNFMIrD;LruYnuIVAGjK>^uviaoLNR;fBs-W1(CFwj zu|QlTwEqBH(~)}u@k5~n^|>?v%$RaP@{f)KpN76@FOXlhP7E??jJu+Sp8G0A-lsT|NETj546O2l8gFWXdz=)$BwfC^aOk1g+LMj zOH7^MtvV_+_<b$6$Eq~iGkw| z(6HaQ<7b8fu?sgUFf{ZeFc}ZckjSI{5MG6$eH@T9G&qsNv0xzPT7W+c??NFEciZrD zJ(NK}6TjLYKZ79@8_^ehX7m0zU!3;srcOz=9Hq2^b$a3DAB*vR}ZRQ#Qp^ z7QpmxtN&4<2ABZVA7nugDjp%36x``TbVa2AQ*p4${G&7R)23L^0>zvp-gyTGLH-DX z@Jl+(nF4;oaU|zu3^w=2TQ-jT{}2~+WRZc;xI)Wf0G8nC13C^~Y+*D4vFA6;R|~ zhvUc}>Y4QaP(t`I8af$%bdJ*Cm$R4@Kov0kfL96_XoCl`EbQ*+&~8S#hRB0CDR>T# z#W#2cig`Uc07+E)0T=$8XPEyMKg1mDj_LnV_5j*1Z1U5?K?RINWr<6r2%sp zlVC_C8G<&@jG#rl3=9w&V@zYZv60>a-T!~cx&?ZA0{%N({dNTTxosAJUMkce1eBDP ISsM%dADn#w>Hq)$ diff --git a/Doc/RomWBW Introduction.pdf b/Doc/RomWBW Introduction.pdf index 7e99da42ba68515f627eaff4fad849f7346471a6..0da0ff2096d0fd30b770f2dbe0b28a46acf5eec3 100644 GIT binary patch delta 8259 zcma)Ac|276`|ns1O<}B+n3%Cuvz(bTOSZ~hwh+n{vXw~L%6dwoq{N}Iq?PKHEV&nj zRHQ|l;v!3nEg^L)QPJ<5F)B0n`+EKQW1M;B`8?12{eGV3^ZA^;l)@S0y zXgw+|j=?1GLq^Q))Y6d+gr{FOb)4&awym8t;B#e<%$hlAqdw_kYY!edb$6%6Bvq=i z*}h?HO=7xIW6!2hw{T^$tE{ip(1*lLNlLP!sqx;fso8%ls@&LLXwYL0P#!+}3Tu|D zYDv_Df7|l}Hg>6BDb6M>{#sP!C&B(dgQCH^(vM?m%Yn z!KVFJmP|wp2DrQL%8XkhSw(8O?_`zp4^+P*Q}>(dh)I#(*I0U2@4F4P;h}Gf?*v(y zP8?fQJmwO%sGkvBa6X`*v?SKy?}Eqx2C!EAMa;W7l*PuAS~ld&m;ysrVqYnHggCmj zDTn#@R<}6!NQdGU z%vCyNx6;|~%dBo>`1-s)@7j>!ZyxU7zn!Z%Xz%3Pvb%3FKFiedv&Oxx?M%JPt8W{se(q|I@#z@s9&KUH zUteU~J@yZ1K&T41xE`r_bk6#t>9G@$V7khsMx*ktm%m$z-7_WvBJ)5i6x)Y_Q(5|&y6e_ z^#`+vJ&MEKx^A{&?yFQPTe6N1csbKY%)>)k&bG|gj1sMkY8jh1r261#f!@mq(X4Rd zJ7jnB`+Q;zJCPF)<7+UXiJR&wIL@y)h>`}Q<1*%|=DWo1VXXt`N5 zK8F3($RcA6)dQPzms=TURSfMtD*bvW;!VYb!is`+%AtL-l^Zq%nO&5;Fq$5_T8-;} zKBd#BL%vJ7PVsJ$;ibdI{)<=+;R-dlTgR8rt;!i{Ta~-(kRD}yTf{s#^dB4PA6c!r z$zxT;PZAnibo2}6b2dhlben{Qnd`!ZXEjd5<%EpS@)q@B8M_>Oeu6vB)l&=8PSH6N z*O{N8R#cl?doTI2Pvr1m0B27(sq6g@nJtfBc#RhCITe2Hz(c)Q!=|gfD;`Jd&n}f- zTGVpv+p|~a)M5YSuE(#MTH)cG+{{`})vKg=YWEV&2`X&ZLJMIOE-kUTrjLx+kbNAAmiVz1yx(ZszAZmlw%SoGJ!@r8ecjftW#tAJA`WRcz*Z;2s$FH0 zA`-^HJ9%Ie@nS@+ob;o6F$n~(`qqT@4v#Y=)!p>97ew9;{CkaR^Zef5NAls92A|(P ze0C|ZuQ8Z@7|Jialoax`h8$mYLBCmFY-Ie0`e*VMllDH?N)7^nx57qP>61n#$+AID&AGO5x!@dc_w7EgV z+)FBF-D3ybA5xf;Eg`C@+|0lS#U&SlbF+rSBsDughkmb@(Ho1D$9o=-;o;a6*9%>d z`f07T$$mk;|C%3qn-w3q$*{17Tb#d(6!0&>bI`0p)W!0I)zgvLLu!T@k+!tw8)}T? z&+Kw5aV?N|-ker+zBhwWn%%DBbkK{vZF0Uv5(l4)sKTsSmye87XH{2rG~4?b_3x-@ zJuT53qsys?yuR~uNA51yBcI@${D$1Bz)Qg&-}Ltxbk2Qe^<(gPvV81lRKd;Di(g&JynYrCAK9D49u)#J&&Bk_#(DMy>DEK;q@xZ=LQfq_%R;`gy+N2S9fuHD(9f@3o~x*mv7)OZxhw z6-VFrvnOnDqlG&gYb#o#awjsy;m6y~pR9mPbJvzsQPdffoHpNpPtIpAx7B=!>Z^Jd zl>Fx%@Ty@EltrTsUXjttCq~XXyy%dDsmZ4l`?rywnE9&a+xtf9zYnR>;7@*9LCar- zds3Zl#+t8j_!0W;`@707BqaTDqlMfq-8ZcVR%gfV#OKa?zMVTS`R|$|OKJV^`h=&X zw7(KnUTEyHo8>6N7@0WCJU{D#xRKB9r9+YS8C@R_6O^GO?N4WialTT-@ffyMQtmV-SWrUbN$VC zM6ceyeyTWW=u=H)QswuLVC=+z%U5ssQF;bt=UOl*=_Ds{!}m`;FSOz7Vf#$4rC(a( zaxm=?QJp%lx_*IXbHsO__Pn>V!}nRfSd*)&X@F!{;fZc;_Z&RKoo#h$Z{)2e zqaXXN<#1O1d6Kg==gIHzO-WbBS!LfdRnB}Mn>Y)3XDN!as+Y%^iD{cMQvAbe_kV?J1QqjXiM&tG@Q3u(a zd1hkwQd!EGX#}4|Ol}M;U zBP5I+6!GYX)2(|f}b0d$Qf7J77#vgW> zp&Bk`n&hL|H}lM;`aGY?k@jz>*9$IAi{EX#Oja}3(vx&Buy(bFGAz40Uu>!60qGw7 z?*IJ;PigQYnv6L4#6HAkH z`b%NCGc8#n-O__}@HI^KRy7m5DDO#rPnR`T3(8J9q@~?iPfSa_5&qCZ z%DW=XBq`q2am_)nP(5{VM2E*zF6xwOcc;fAO1?>wR-j%|t!C_rJ}(e&9rX#@iw{VNyJkYxwTjeC z7+z;LVj+sN?vg9$I(hERNg`sty&H&t^S zN9)j{gK`1g2d~JNP^l&MaR$skRo>>L**(=LscnM|nz`(=d48aaxXtZ#@#~3>(J}1` zYp%%zT(vf}^k~aVO1-Iz*FAlG_B@h-eFFMB7}2UKzTRBqlEsBc5Pj_2R5<^VMY_vA z5CwWMH8F$eC@Q(#PGbQIAzS;_sCK}}st3iF?fiRnQEy0dufp->cwCwJDr=n^syVPD zeNAz8{6=D;gMn=A8oYm&{Ag?5Y;(XV?a50Wlt9NO!Vp^K&aMx0q5|yqrQTYDUnqjH zT&R9Cyywkmio1ucwSOqa(#%#W%HLkYVNV8;Aw_C+Ko%ZWDIlJv$#kckQ^uO2v+nh| zbD27?{P7iAb#_)uk=!guv3KV0|F~koHr^>JP26|Qa5%hBX0~mSA zpdjWq;^mkGD#4y$Xei~g-8*QrzZ8wmM7nOMm(ICa2dIHGDw)ON5a=v6nZcwJ=uC(V zvOofz%^`Cj8uH=bGK8uti4ba+BBFI>icA)nPDR}~s2cDZ6RhbD!^uBe^GbEVPQyuWV0m>{Xk^pU1#5lH4U10<;_R1QQvFp~QE z1d0g(UCW>%vdt^dq%xV>NN6)2eM)TBMy#6VAyv)h$kk3`@Z~$uu3Vtv#TCSoF+8zPxY+SeP9Tl0lu{iwALd3tzmF zLe9K&Lc^j?i1I600OZ*XU%8^8G22zt2Jw9lBC5he#kp@t}R zOQU!&WP068(Gb|eCrT2?;ch7u7iKT$_CZQsC}UJa7&_cjwmgJR$htlPa=k~EyU7-q z!-L$@`^YG@ zp1x-Qh&GNk^0MCmpqHw?iNFIi?oJ&*fjdG36p`AmCp37SLZBF1nmG7`5@;N(17@^4 zhr#Q;OW(poP(hYV%F8i?Tp%nc8`(3dh2yuSGa8D@?bHD_h|)OBQt2P30d5-+z`Dg9 zwQ$N+0iaR?VEsf>LPD*)z`w9e_3N+E1F2LDOZgB9a1+&@%H&3%I0miXzSS$p+lPQU z2w(%LJi;EhsTrVPxR@9&R{$*M=mH@Cfbm<&9bO77L;0z`F)H7%4A`;=!5_dQHzve* zN^ytHfox@H20V~Dtpitj8K8)bL3yJEAStRil}Z2@lbdM)Eapb*0L!^6tN;>@FT67f z8srJZt+N6&05tRov&$Nws!Y+LF{V!2J;|H)sVsm#OAi!0SjUF@B7Sj2EHIz27VJwBbtuM z&oGtmS6k4~4Op1qlynp{9FM;}VHz-v1@kf5`0U2`3bi~hpMYR2zDig;ek1%30r-je z!TG*?Ie19zVZyW?Q>iJ&L1C!!%fa93OJiYr2!h~CkAdJX{i%^)=hIl2MKAzQSvvwI z3v;?|Q*{@pBYHYv8v$jC#&iXyY4B?`RaF)ptLh?T%WE8mUrZ*y>{uGU*wa9#15Xu` zIXy&3$}2^#fgK>RlF640Tg%V$Ki2ZwWC|j4sz8Q@$h(({@H7rS3oI7DF8>`1;sfT# znnv~WsO0@FAST2Y5Dg9q%n&@2CB&!1k3NO_w+80@E*SmS#6dGBjy4^9DjXmB@8LjL zxb)Dk`GRK7mq6vG_mHXRye>lffM5A(CR3H?Yd+n-(9ixw%DQBj{2D-f;Zd0we3kh% z_?ehbgjX!?q&2XBo8$mo<=sZ?3EDe6{d~wYx(>RYRqo^n%m)C7>$4sx=f*mqM;Xlt z*w0mQ0&w`XTfIZjOAC4_%vC&|PoBs2td;pcKfa~U`TO6q)Mwqc^qdtjj^v}I=4m<*%(wl%Q;v!Tg zx7G{T>_=yy?K5K`g9CvmNdX%RM70vIaj1fR5EZ-J3i_er$xZeKNH7gM3TFg?s30h~ z0JX7&ZFGjPje%Z~XU1c2K#rgdLND1olJIXDLkudmQ_lp$V9?QW&$Q85pkOT^DkP*D z!~n7B6Ijc}M*pV`%}=F5Os0@T5R-wOvp*eqehi3)?gle$Or{WHh{+NH!)8J=67%9Q zS+KA)Og2-HF`LN%g_L1(u+v)r3`Zy)n@Pt;ccveU%9zRl|7vlx!-eERp>}|1v?&MG1-Fb&5LBbWnX(`fvOfPd~VY_tpi!x20B zW+r9}cQqS=u$z#8ANIB?XhTPAh7HvpUHo5;kl-eS3WHq@W+Y*wgDlh^XyO0ECNxdx zT9Aq!b~6G(Y!>#aD_~>O1p_kaZ0tTZ(~m=C%w&i57KetNi8K6|4BAhC@bm_cj=RvV z$HcZmfyL-#a|DwxAqGRROz5}^C1x==f}0skWucUXk}#=4Ha49}7py0X$zTZXa4a;l zpdXu#Za)G<*bEj(Bk=aW-#eHle5663&_2&bH%!4Yp_LOleAuX5g5=mN=vSH4_~$EX z6lx?ki^b$RZv#}(J3qxfC@2&?$x*i0&DL_eZxH$o<;44j{db2x-HgFp#iSa8OcMsx zWEG8rPMIlWtLvAbAl delta 8381 zcmZ`-c_3767w_6h*()k0TgWooy>mxM*_x~og=C+ID5QiYEodWduMwg}D($B778ONg zD@vkBNlGe0UP^t>9iz7y?>B##d(U&u@BGg4oaY(On?=W3L=Pvi_P-=bSAB_*x?L8e z<^EM%KY_Xa*0th{mn$6ieh$|8^j%G_s^RVKA}utjrsRVpr!-Q5$Wm!~6?|mv zKD)R8wast)VrL~^yL8~uxz?e!Z}!`>^a*?9cjd>cXq7vk)X<4|nY`rSJ+qK=!EyN( z)dzwi7JWBdEX_8Mq-aO~vM{K`k`tCMD>7irxOB+tVq}ZTSB<4>ca8kTdU-2vUf)>% zN7=D(iP|}5r=8iO)#DZJ@t2oV@2+R6qqi=o+rejC_dgBnvyU1WMz2U z)85M|wOb0@1`Fy>bPmR4C*4JK-(wt9DEq1~387)WhO=0QDp zq_Ux*OHj{|fbc{|$u|~7NpI8ds@=AA9e;k+Usa|3RH5HW#k-FAXA3u<@pk+?)K%O4 zu~x==nX#6H{HZ1J<5dS9iNAc9S9;(~r-(`IhmXZi9oqE%l;H5w#)9P947{Cw8p zSgo7)I`TkOi=#X%eu=jZ>&mf3S�%bNrd{^zvQ9o;@v&W`T{P9!(ve2fx^6obHZ& zDSr9<)75GXpF&gY$w{Y%TD>hAH5`1oqD=L{yiVqoai z_Kso&t@>BLjK_z&9~pi2p*=br7-FL00Cx);OSjaeFKKnUx#ZFa>vCJeme^>|h z)v9c3ho;3F6uM&GOqa&Ew8|vaJHrEyk)ptgl2sqJ&xgulyBzZXU*y_ihzl9W^H|_rPe(mPAZ~M&F z1XnD1a(21I#;76GIHFc>Z)%Zpt-+LjxpMz~au>U1xn$ zS_5zTxP*H+_m}={V$^^xj<22h!V2|xA2+?MZB6;sPtRUTo@484t|~d!=+bunVNm*E z&ucR0qs(OEL^r=*w=gO{)xQ4P{MI_J)OCw9-_DFKzVv#2-{-of3yV8rgpWpRhGL?3 zTVAhCa&{K7o@dc&Q&n=NdS-Do>+?n0k2Q{!CptrKF80~7T;;`*+>2Hko%z#i#zsfJ zmFrKtYm#O7taaI%!3r(MJ#p#_drtU|+AhBE!bozrT#36OO`}<4Rjl)p6REb>pLmYQ z(Du^A(nP(?}jrI^ecKykHmUi?)4OZ^# zS$cDB+r7SJ{5GhvGDV@edH#Z5H&bTDIMI5(Le*k5VPanUJQ`|$95|M0e56WoW%=hf zHK{GH8@3buLyoSCJ!-IcQ)%MdpK3zgKTMe|q9WHR?xAh{gXbCyT4LS}k}~7h#N57N zk~{Oj{(m|=R^+&=YfIHTB;U%m31i$B?`Mrk?-A~C{1A}-V2f4;gKa~8B~c(Q@0$1P zN1M|3+Ef=C%ZFxLPOblI-uI*z^Wz$iwVfHOk&j)a)->zsrJcGxHBCLn|9Goj-|FSL z+?1+WpLIeN{xR*>X2s>@jxQolAC$YjN-h7WdH#cn&0{y%24`>D9EmA#EbXwDT$Z)K zte(U=Ck^l0(9vJEJ2E0~L3JjnX48SWcGoI|w{rIA9nW=O@7?^y`qCEtafL7ER?l|4 zteRzATTgv<?9Eh!<Sh;@?C2tjXMk>C2H zY>nJjl1Q_^quH+YYUM^pKayQndk0|;PRG#hY$3B6GTKZd#9C z)qA%0*y_Op_kP9IX*9`m4k;r6u9qmB+lJ+PJej@MWO8IaDrw~9w4OHkym@-FXR3{S zN%p|oFqZb+VjVTc*`DsMF&jzGA5QnI9p!I??SY<~nAkja9wI1)o0o{`sZmop9L~qn zH>5w`F;*!Y+ulYtIkfOWV`0jd&6XQ0M_>`vwR0LMgfNqL%qxS*=bJ1Fvu+=<&3vC| z`$0{`ProbUCS*B^hK+pqm{@RK3^J^L`EhIG3yV3dt>GUTD~9jY`UdMY9PD4dez{P( zMgOV9S7#_Ss~yPqza)Nc4#`XWEHhi`#mU`yjj7%j9zRJlll-z=z5VYsy_Y;^MZ{l? zyo0fea_Ol%!W05WF!6*Zw+gMys_g&1s2f5X^*I#bUy+isF-7I#;>3G3dhGGChJYD8 zFnLGdwufS@%LeSAT~}i7I~p=4zRYN;%L$4ODOlz8<^lcv z5?NCH;GG^1`yY`ly_S6~G4d`#2TR^!?BGwgM69;X`j$3O>Jau%CROX0xc%7G=W0C_ z&o)-s{#{c2ic}HW9y7e=`%&AQ=dx47XFc<%y-@@A%we#S>V}wKAGE(UZNGBe|L*rd zui87Qk*u$e)l?MI_%IfuV3Q~UgDlvZK+>Sb6oAe~Sf}o}{r(?#!xTmcnAH@gT zKInwmf9_F7!fK7`>zTQ#D&x)QmTzCWF44aX&E=$#77fN+WFAU$pZ&Bb(R_2N3N7Pd zQF3RVsLb&DPb|L*Gy*H6zOxxQIJ$eu_Lz{y7h26uqTgre*^l4<^d#v^$LwrBW9@bJ zFHb0HYwQmm+slX|2bFjs=Ffh%B_&o3D<3hD9L%|K*Y>mZc_O`fpyO3gq(rI*lbu8x zo^$q!r&nQ?2c; z$DYXVp#^pwiOM)+`p@FMU9q$^`7U?#l4{+W4(g$wyCPHpS$qwTF0c1$0?n$bMvOq3H$6;_zO3H(`f_E@WMg^!rFL+38# z%nGP5i!oBRK}>t86G=m8L9(A%!Myahk1OqNElWIqbZD9#(~{t>fAj>yxq)$UPYB~$ zU0J?FGSl+7NMC(feokeUT!NJ4da;6{!rs0(?RV$FvLq{FR)Cf%DobhJog`bojo{O+ zwO;F3xj03=+Fe(aLKGEUNl}-8c4Z~#9cOMId?3rs;NRf^X znD6gAsm#jQpw+lvyqexATc02M*qqrUcT$`3LE53!?$%CsYioxDtGaw~rvYY@h9$x| zxV5uxh5TDnf+*#KM5tT3j;Fn1eR3Jal9MhHBiaKV#mzZcBBK&aIlWPl-nz0qGfz^U z%#Y9T71Pd-`%77l&~ixHtx2@vg67h*vLL5KmO1%6LspyUxkxj@oT(+LE_0IUbMmVX z=UAXbdS=4Dn%%=pA9Ybbj{9Fi$?l9@I?D(Y_2VK;E6+D^N?8NbG!DBn)Jvu((=>#b z62RUsA>alh0o}PZ+DrkeM|5Qu`T%bGgy9$Y=5H2cHES-Hs4HBfDIMgNPLT8A*t4WG zr8aFIrEoyK5al!e`(Hi+|qo$4x9SAHA&WGyvUqWt)Kn&tAi%U z7WQm*wL3%RaGjpKon$GiRaKNJ9ssnz5dguzOEWqysHgeQSPot?MN2`&-4pu6;GLPS znwc6RfOq$d^oOB~6m9R+gr*8j7donx<1SHwKkm*lMINfl)^Cv4?}p=<_cV?JV=X8f zNPEreSIA#bJ=yAybvM^GT+l49*$KE8NnLSgF?P8wtyj$snBj9nBdPXo9VvE0`fg$B zBF3ivGNz+_gt-&wAMss5-=1oUL+jnrJCE;-X1GX{fnGE8`&3YHn9$a&*;jBnd021J z2azFGpA)*Hg(V#Q>riygoVCgw?Vg`{ZHEI!R+K*S_WmhO6p9L#3JeQ~jEV^K-6$1^ ziI#0spb>}!XM&j-z7X!WL5f77VTa4qg(xuRLRk$on@Xb_!U&B(p`nIUghGIcR6{x) z!4BOEf+(1rgvneI5hYL%*pP^j31kXv2ovc*n~Hy9EAJDr{!kh0>Am$zFxe1=0T3NF zB*Q=zp&C+P>~$iElW;!(f)FgMf*?+TiG~y^f;CnsV1&w55Sg8)2QB2}RN6>GB+NUG zphTjQxs;8Z10%z?MED0r5=d0+afmJ!S|*E9se1QG@1u97Hp?zh*!L1PQF zO|S<|G1$%sbBy(5vjPQZ;8rFk1S3lVu%(i)1cQZ`-ctoYL^e|gV?LD!Pcct*gs4Pp z6T=Cc+ddPkXUyZwZ%z>h;Q+F;NYsh^@{xtH#tP<@Z6QP>;)F2CH!{FGu5a*W5hy>7@p!g4#(E;3ozTaGTe|90Xa835fIXn150rYr(nNGKyJ7YU zTnre>!GGu?&&|5^7Fh=R9|4%YO}6ryrudt&6VbMK_F3qPc=ywPiN z6TM<&!LW1*j3SWe6ijD)KD$s4n#Vadwnaz>ndlON(W-FQuwei2fIy%GbA^9w7_b>m z{2*W+<4dG@ow*vQk=T!PAa`LBoyLKFo`4`a&cqz+`lTmKCK9j9LM0jy3JjG1lUeK$ z4Jcay$hp}65~8zL>Od2WiaRtRFX4p~9=!gfL?)61D3OWS@gEBSqdDws9Y{xdqU()t zS~Q%NCqyY;qzgqt?CFajX*^(GcD4;j>)ak{vF#!#Xf7zlB(+!8P?q{cCMJoIiGoQ0 z9?Kaz#rJI>Nnw=t$<{>as8|b9TOwppYoSCfY+P>;=w{ zf)Sm!v=qpBiE#3b2n^%u2_z1;TBJk#GX3HEgeiH3^=5qQbO5hjZ>QDA{$!94tlC?<2xi-N|h&P3^GRJ?R^ z*#l0XgAiV>fdg<5;)$K?2GS(tMBxx_EZF5vC0G2|;H4Sir3*LbIhl-5z?>Jz1V3b= zI)8Kl!iGR^t^kKHmjjN+E6ji6!93nPJi$Fng1H-nh47LF@L+)r!p{%p1;WFdVEYF@ z?z%v6z=1zW7UthcleuFVP2lm^{)vYNDv0;*CIWYeKWiaaY+h6o;M~3eb>kI#G7`Ml zz95afuz5WT|Jk$L$s$OCmv)dbD*rzGO@bE_w^VG%6;fyKb%w5RZxzl2olU;$0}V+O zU0{zEFL!}vg6j`^^(v^CebyBWO5+WTcSdP!@xD^Uvj=1xvx}qkQ=lCLW-ZbL4%Mu zOrn6}4GgU{(7fL-{cE5wh{pDIhaQ`uRKNiL5W)yj+y@#=M}ZqY8A7E`(L-SpTD;K% z+90Gyr2yW11~3&yr^*m&G2{gmi3(9D?CXAz-+C$q6r9hHN=Hb7hEzIA1bxb<2NSuo zPC!PZfa>tcsB|)w#NOc#X|ccsR$viaeCdJ)FcHSL2pkIxo( zz&n*lWc`t2m`cJ&2%jPhvIusTfQ&{I%n(cgo(1)YC}}DlO#YJ~@J}QH$K)x-2z^T0 zz|RAG^9qu|PfmUrf=-DTrV*!*K@pTS)iI5T4?ccC8fi*Tpa?>rk{KHJycDn{Pr(DW zBrpoVhxKoZ!!!zMN?K`DzI5RxC<2qGL`ULLv(S!YCMN0(vkC zMwWmKMgF6lC>cM{@DJ;EYG9Ot-)8X7Zy5^HDS~9c2%$`kguknC5EMr7g9HEk#seaO zGJ*WVD1u)R_!NPjfFiC(BTv~*C}2Is7Qs(IK0Fvjr|uFI%wU#)A_`A!8Xy6`yafR1 zB>Zm9=LDg0Pboebo`I!*9@h zWDw9ala6_QSwtF4o-)m7VBAk}f>5T&Pzs$WNRWomrkoWt1SJdVfisQ*6S(v5-v&X! z02gdH6sG>iF$d02f#^_#KBY`34aP6ud|5z2YyA$6#XDb78aky;KsKe3P?Y#*_eVwe z28RYlaQ}JX61+VS9Q`zck#l%>6nFytfnQ-6Va#yw23nW@~ diff --git a/Doc/RomWBW System Guide.pdf b/Doc/RomWBW System Guide.pdf index f2de2898a3640dedfe70dbdd8edfb1a2cfa6ab52..3a496e071203a920cdf856870374c424495a310e 100644 GIT binary patch delta 27794 zcmai-d+_IFRmW!mWp^zK5GN6IK~_-&KKBck)dhA3%!DPPVw4F;!V53~T?~c~3>0cN zR+Dcu1!0rW6b&+o3aKe^Aj2b}rvGkdnZ`0AgiPd)YMFI;)ay;uL`>rS}p z^W_OIz4qLvKXd&tFMIax>;CxLPd@qnuRT$Gbk705@Pkjk;rQ>I(O>h5OaCYu`>wye`NVJSIpv7ko`3fK7yt23haAvqhc;r=2 zKXKbZN8R}N&8NNTRYyPYs}G!i&ryH>JG+nm;nz>Q=kR~qe#GG~+)de)hjl=)e5w?|=OIAKZHV=}#TG_x&Fl`al1Z;?4)pI_}V$|N71cKXKz1 zzw@4rAOFo`-*W!z_HO@Y+jp_x;DdW5>n!pLo|F{?+Hc z+W+n$4;=m0S6%!czxVdX{%+gvAAQ@|cRl+4+n@QD_x{5#ed)AUZ~fR;-}kM<^ILD& zv*E74*wtM8zLzFn{@lag_>IRey!@i)|MSv4&-~auhdj0Ox_+-4`n@*r6Myc_&p!OT zjGveDv+rm6y*57d!oF>u)kT(1e)PqShb;dmdvW6@b~RhF_-D%{TQ*PsBg@($lMK zr5&!#`oT`puAu@q?c?g&CuByYOxrb;!n&-OA7ohZQLy`H4&s(i8Q#iqNiE_H)_mD|F7m+QEq%F3$TGL^rT4#`Y!TG*N^{Mawcv); zLn`_Z9htAk5a}9yT@SSZyIO62(Ra8xI$_tUzrZ;22}?vruLM{(mxz`B2e4ODiT%se zn3Ne*5IF``={1#kf!L;-2FAZ*81x4SvyXuRtJ_vc2&}IKmK7LEp&-6hUYZz}W>Fbe zHJl#~STP~MMnw!5R^P_C*Hqwt%QfLZ6sCf)5DOK&^8X4bC|n(0n94S=Ud1je>ddK7 z7fuD-`Sj|be}N;L+)0SU8begn@V`<4Lu6NiA+m#Dh>U_L2J`<43{kp6HiI-7a%;*b zD_Xob-5?6Y_yeLY_+#P!f!vrs51*^c#kgL%9|dCW6)+r1-3(G9)EXGrsMiXt)i@4V zKU0}wX6^G#7b#)u#pxEYYSFtn#^T`Ch5j2&nD-VyW(97#U5UpBSe!yn2ds24CT3Vt zVebEx1-3{;5g4&+O2QJ5Qi}_=zyug7PH@XMQ(ht?FTq8i3o z*i}|*G-id}fT~maFDxKQ0ZfAInskIZC1qVOP{$#jOR~<4Q(5ENDy+$i5fx_sU)d1b zi4FipU?Yo!ODLjP5;3R+1ZI&=*`f#)x81AmC-+vH4jdYdG0LtiTVZZsE76@ZcZnNf z#J~(1AxQve$XEiK@hA7Nyajl6#h`Oa_HCuU2|0m6gJfXrCnZ`|qMlWNVC2NuPWb>K z9bL`L|HN*Y9)Y?rvQLU9qG z4DZ4zUF78jauOKH6k?TmG6NX?KuWDD>r4k#WnE2nZ{Kv_F5*)eUNwyxaRMe|F|HIP zEx1iqP7XU6`K?q{S4gzp8L(2-Jc%YUdonFB4fhyFc0$J?ZBt)kB){-fq1*?o)c7D^ zYGr|;({+)yMmq%CEOi9q$a0Nfui=*nTkWFI*OOfbLLgfoUO?fG=7l@IZu%pW-2|yYRpW>-wUgbi+Cpqbsnw=`7d7mS!=)__m1Yl>IVb%HjY#XN$_UGd8&s4Hq(oU6+{)dp;^NQ3Nnrp%29m@nQFCh9fyY*5MH!Jo<| zczyGje`JoxKAQn17o~13gG@_g7&1+zFwX2?WV6%w4f+El10+n-H*GBf#5nSc>9`y- zuj-CetcBT(L$@d{hHy|IKDI7g<4UO07WrOv+6YlHwX49$gXzNU^1#cmIM2`+KCpFU zYAT{kDTbA*Zm5djddb4TB-1%yYj7Jxj)7USIAAKTx5l0p!5`vma z09L328!*+I*ahTKl}KO{`9`X3DMj0ecXX>>rCiialC zcDOFKC(qM>i%$}`Z(rRvHk@nF32`=5WFnuVa*m;zY&ewj;0)Rn=2lSt!-(lPqG#pH z4)Pcb_ruQJk*$pR_FJ7Nx)LVaU(22*u1qa%%`V$!IBZ zNhD~nUUdK^vBqj6z$CRyZXO+#@CWn{pgL#)Q(GI9QEf&^R~SY}jch{u#N_+6%ukh+x?ooD-* zu=JDAU!mejr;c$yUXvypn9urPC^3^Qma99860>?a3^WHGSUx#y>!t$_a(#pIG5hOT^Yq|{(h@17TLMrM}UwyQ^4m^82l z*|iz%H>Ue3pqsiyA0=8Z*er_bj!a5Wseq8InUH#fP^RNL9oL*EPSFqQsL{b>PDFGy z>4a#wrqrv8rVza*`smcVq!WPh&2-ZvGuz=Bt6uIZh@+?LDCsB+wQN+NLSW-?Llan- zS$1vav!~ff6+@34tIem0!=wbCP;1-K=b*`CU~M({gqGE$$+gkI9+<0JHfY`u%@n3+ z=nYsXnw6OasJ>n-?8p?1j4~Z^Cs#rUV9raA3!ma*X6e{)auLm>17jTApo?^9q!dOY z1}>n&(DN!0Jr&_v%q*Q9X|W0MjJ6O}!O;QYix3vt!Ue?%-An}+&S48PTjE`*6^oN- zewJ|-UlX^I4An(w3=`f0mnc3RH$;!h8st)CJAz~NT4_fqRV_zjspd<-rI|Thm~q5u zVrBtS2-1P%-5iE2>bS-N4icR76Y98PWbGD3buyuv8H~o7WtL}AK_%IuxlqQ@Z=j2C zV1v<*sjy*98v!LtmevXJXcU>?%qC=%Z;;%-;G({#Og+usEUFW<5iI@h5sZYIZH6?D z!01exJo^>`XZqXiR~8VHF7fg-URGipL-+`IG`|2YO*gs*2b#i07Cjb8qpFyYTTqoj z--g;Ka4k~v7-zj>v>aH9k)k&`W;9>8H<8`)lSC8wXy9y|`N`lCEZaCT zdJ3an>ahGsO?a}yJh`sv!c{T3_eVAzxS^cfdu*hBd`U87HvJl{OXy}=x8fh2h9j~xwG(lvZH72Osepn}FPudz;R|fpIJ)#n(O6cG0ahj48jOi~vC~mR z(9{pOF2<}O(fPm|8cNg3!GtH8x@SVTOGwzVhQW};H8At|sPLA#`lJBOI*_z8zmj%K z4RpiEn>WVcQig+qEuP_m7nVLL^#fxN`n`;~fSHHZ_Gl2LOmBS&EKCDSI&Q!}!vjiz zzzPi$K(=>tjKhC2T$d75fGM*M-^F}Vme6cVY|yk>N2`dQ7-g#sz9k`xT}ix>SSqB2 zPf99U17eUd?RvVX3JQ!)KU3e#=Ts%to+uw23>pkGlWkmFQ<*)fDO;Fix!fm>M{dMO zcdwa`QkXV+lAF?ja3DP9L0d7~#cqM_AhFng8@E*Wv%KdC0U9dPH)*T@M1XlfgnIefrWl~eTdl0GnYD4QXaO}yT4 zg76iM!9j+r44EvF!;%T7^YIeX$61?WJklF9p#so4)3JmcPZuV^t2~OUq_zfJddv(L zM{){VIYA7>^4UP*Er+ROfooZy*tBYB{031 zcmb+;)`4U=omql%*17$Wi zdQ-Y{*5gH?*L5}StDl5IyYK>ww3AQ0m4MzJ%2O-GC(-jnLfBz`Zpv>yjz~ap5tZqd z#uR@pDgn$i3v~4i-gTRPnO^r}>)xJp*=Xsv^Bv^?v%dEw|V3W_mq%wn`l+ijr_v>L-A z`1HC6HbljUMm_UAvDS&PnX(wIOPXQiC4>d9z}&e+9rzOnzF?p-Ks&x2jzZ*Mo@Atq zRDBYlIr18VLE2cU5bppq9Dv;kfuA-1ajB0Un}jmZ zKVE&95MXl6%u#4EMq&-47V(b;zN9i~yA+ ze+_rp6|i!bXq?n~Rz+UfIKAT~q=f6(pVqF4=327=5ML|+Dh{A&agq$_J#kGWC@d6; zw6Si6LX!mx(M_flBoHb}b(cs`nBt69MMtL0A!KC{Z6ib*+TjQaR*xQ*?h@&GV>rSx z%^87gx#Ws*e&W`?Tmdc>vUJmL1DSGq3It}^5|BMsW8CDIPmOYoW^8K`kme!LsbIb+ zahM7VxSYtgog1zAZMl(%%ZkD1L zl)@M{ZwVR+8o;!GJCy-y2Py-MGru!h4`mz+uiIeiREMCku=VVNOlWDlwolpckd>r; zI25dV&XRkyxM-G}h3zFM3-fO}ALA_L4s7wstd*dFjLtCR*32RK z1ohm(g+UazAlGOx0_QR8n9y^)UNKUWNHTI2?d0B{npTJRee6WzE8CXhAA;OtTqr30-_)PixW0l7#uwi=i#kPn=JlJOkoZ zS~{vIMXgzi?|LeM8X9mFhF2%!;!^=iGnCRi_DP6~XJ-41hY_|2*)wCjvQS@;)RxI5xWwwZL7pp*Z*_VxU3JE?!a5fPkZBGvWcSjMR96xO z-705ttN39$1ulfZSc77vxNG^PO-#kAT3FEZ_?~8S*i~_vC@BwG_kK~Lr z1Ud5J({IcCA&XeEGB8U2vPhe?lWWiBjFu7OA)05H2s z`=xD$apq(2ZM&3@P7003_ZCds;-Bi3kkM6>2W~yt_4DvCxeTQ^Z)22@Bumu(2SaEG z0?eM!u#`3BF^&$!D&d`m86cB7l+EN=AiWq`K%9Yy#g%5!Dl*1BIW#Nr z;u>W85LS#!kY~8<9~ATiD{{p z`fwL5iYms6bYz+*ieGJF+3@^bbp+q-oZ%){hZ!`vKn9c*$!Gg@awCRI;!e*^Uqs?! zOw}xPF<+RBp(EQf5XxAX8@(9PXU1>1EJo?F99&Ashw6kl9A*b-Q`4FeE?Vu^NikQ| zF$^)6y0MyV?c=?yU~MuK&8=@fo>?XN&?(!IKC^@1btT$!s%E1zRY=I=UQ?+#CS1u% z#(nbax$v=l-h&91*T6C@<)q~Lr~8brImtK@QD!J9Cux|@8uPcF2_NIR*}@^LwurUu zvlYwaW1p>^Bwj=(CHEO0^G%6_x?#h3Zm)uYpKHp5XS&*U8l_KHChW$j)$n&5D09aL z-_{J&3@B|=1W7^}Vrz4xBCycg=bIe!+UJ;$c`#@UPZm+Hgin8%Yk>RV>V{O2QIH0O zWWIx^q;}Iof_$?7`Dk{Y3g{u@vy|tN9^(xKfAF_-=&q?nn6u8K0l!b${OsPzXBqji z>qf#w`}mlHDP)+F6Ce1{4H6ugN(r+CF?2A2T#{i=8&tnWsZ3si8Do zj1qee01LNH(BG)Q6Bpz3_~e+1C$W_21=`U}a$xCBA5ZW~h=-GU?*t#V2!V@@i(V+f z<*Sz#m7`gg<)=jDZbE3{HRXhb4xWV8Tlx6iCicLQp_1*6Vz}-_Py+{?4>BKXy6$oab_$ z=Q)@6InQUG`P%Mhzqb2*muzcqymU`@#2tInFP?JqrC-={-EY0@hUfnG`di=sy+8V~ z{Nnr0KX32e@BQWW2d;ha*FJjPJASa|f(u^z;O^redC|f9AG-2_`*t3G+vDH8^94Wn z^lxAG^pkf#{!Du4_V1i>)ldHZEkE*b@#5e3`HPO&y79wX&wKJ)fAZLePk-cjKYhZV z-kSXCL(jhM;lu8{CjHINJo*P`p7zAQe(BJs_H}3d!b=`~&ygR$;TvE5$kh)YbKI?G zKK#mi{_vdrAH3(ut6y@@amPOY>34tZ{Wq82eD4X{jz8wn6E1o0N!!2siW`1s*Y$t) z{pU`)=06_1`PiR&-vb{w>*V83x%=IBUv&G)cinK~Dc${N-M;Hz_MNcn+1t+CcK?^} zJ^1a5e|g96?s(uk5C7wnZ~gK6cOSgztKChHZ~uw6J^0eJyX9}r{lvRI@Y-8mb?=?; zdebqVefpZ0-}T0K{?A>z{yV+wE#H6gjO%~)le@3{=IQ_Rx=+9Q*)Uw{9=p*#Ne=RWx>2jB3K$A0+2Up)6) zm%sScCw}U$u6V<%uD{|-e|+FWpZ|;V>d$=TEw8`z*vFpw=aXM^)yw|#+n1ep;uqff z*$>`+=0E)1Lx+z1`h6#TsJiWkXJ2&wJKnkX;OD+kUh~w}d!BjWpYQp%y*E8^&C%DL zec1J9AGVF3`2G3(9L~=R_&I`~Bkwr-u%kZz?2%=fXGu|Sz39+UuNeR5XAT|pv2*L4 zN&MP*$<7`9ACjalQl+I$Qz$J*12nQiTQ?x+*HBC)^AT4`TaSyi{oc4e8hNiMV^ zO&Xa~S>;JCH0EC?tNyy#g37G0MV19i?$oOYqnwN*82UAMl@Y0a&ZS*LZLWI9M) zx2Hnd_Vou8q|;skY0CBrkNg z(yTIpr&&|T+>QJne_4>RYqE6Yc)RGk}5ZSlU8LWXPaA4HNzzsOj=qsu14x)Hb%FyeQC`l(izsd zY2vgl8gEyXb{6VpX%^5nY2A*ubev$86lSB+rb=x~nz~lWWEq3l7;*ZO zUjCE#k-qLz(zpkZHm&L}u2VLcfT2IGCl_=%a8~5)yj{Ql=;lU6nDvf}Fqa&Ekqqt1 z%4jrnTITKAj*06aEiRMLIB#mHv#RATYP+_qlvd}t>XfX`S#t2Q{!v_YjSY|v>l)1< zG*pUS*{n%&y`Jd2WHrca3>5J~alMo|WbCjyMcLN1uSYv)E#^iS)Z#B0ttr*8qwyw3N6X9R;8L`IR<1oM$%=dAXN`pUQ}`G;^w>hWDz8P4z>F>!XSgyS8MenJSeZ^svf9)QG>*FVht3Geg!~8f zK*K`gC}@>A?HRVmCRn%TN?;Y#p+XgKGN;L`?jMT8PcXK}#KqmVgV~@Zrw-!`CRv*% zvq5@V9;e#cb#8$(8tT5Mtwo6pf`Zl#JqREu<0LKHLCaUynDr0hhiG9+o?(4t#n6cK zq{ASIwDLT+=mQ!yea0K|&pCqqVc^f>Wbzt+Y}PQ^6$x>L(h7uaGz(quqAj+x%KaR0rTIrj4ABJiI`a z3_*h0JlaV(gZzoM%)R4uU>9Y@cz1d*^M=inlMcR*GgC01qpbBh<$yRM>Lkxt-%>Kr+PP9$-S<2-BgXL;BNp=K z$cYG{vCBFLk(N!6HQNLW*Lr9av$9-?D%D^4dslB5q}BL2$q}GUy2P~ULdxlS z4#7Okm^N!jIB&GZrG>RK$pF9^4bMlmu0xFynCc)KqO?3COkTF*AenY75{ECK0h}l= zs6ZnAUy+x^LOpVl*d=5r%tckHeJ_}b9yr40O#Mk{Gkj(3|3NHNr*oH5-A`yBHZmE) zO|^CfGz|rzaTkTRt5FSNIO4e3N@~1i8@SHZ9K&0v(+aIr_#kNE8HfEDjSjLe{hHw1 z%DyLgYm-Ux3iZES9qkI!6$Rk()Zg0wD+oC4q_^M#(jm;|$rc1;az1eWPy)uAngddF z0K+y&TiDg%{2CZraARfbxQA!~8MsW5wb9Dnh=u$In-8gSI%Q9V?)TzG` zH(jNG@tjBY{r+=38$GQ_S(*zC7L=-)O&Z*OQ7TDUH3kteL5m|AqH{f&bO^dG;tD9q zXdnP88I-pj!YT!O(EhUZHZlGv{wga?3ROmkE6fdunyOZ4rmAt$)p@~-T}H>f{DILE z8>Df6zK!rxCet!O6@SBF)fKn6{d!pOCOfm+fixR44w8x=6`%-A0ua}Y?QgaNA zkVprvhZT?KjSz`sf;X(4nG}eqRh8mbisVG1StsJiL=>I`9j5%m}w?kU0 zmVq@uCuA}eHea_cFpTA-LFaG^75)YN1%2@j)kFin1F1>7oLFT!Ncg*iQ`W968u9;7 zDI`3kVG$c@v{tnlceBwnLeT7BBK#2#82mo~^u+eP1Y%yCRt_u9kXlMCggF+_21as0Pa8I^s!;~6R7t^G*%hNdwWzcMoRcvCKsZ~y{+q4@H$ojnnEg7D`m)L3 zE8B|e96Z?uCS5+z*8X2$k*Y?~)QL#}w@D*rc!6Pu4p-PAiUJ#LG&9F(SA(c{!)81n zW3sQdfP*Antx*y*Lp)iCMMShKV~k$@g9XIC^GjykaEzGUPdohNB|JDYB7sFDIN_XrlXr){)E9(+^%@SFyo0)`2;Kb`@Kk zChreyP8QN8Wv{qG{)6}dxu|^5h6M7PdG}=s5Yao4gbI3-S#%!CzvU=;3Xma{MBHHheHtS zR@DYzZgCm3Laze6^(?mPk?Y`HUxmrnioBgQB$`)S3bPBG!V=Z9 zIxu+$=bgJ%D_;xv-W)oXW*!AJG}3YqG+~vG`?+#;GeR)+P^dRZH1D3_YmqZrb_jE6 z`kP8Fv+_7}8+cI`+8<7+je#2)w7IVpvoRHUeO zj^Yy^Bm-K~4yo-lTEW57cEy-c8{L6ei9#hDFbm6xZ%M>zhnS<;84K~l3)*Mx$jvTj z9SuoeE{Q#DQrTlA41!oNQ=kpHDWax75-!$`yKA(z$iy9px*P?OqAW*M0ck}GIKV{# z{B;mQKso)it42I=a0dcZRd5Iz(V})34vW$N&5VZWahjQ)E)t}AS}8&x*RF#E@M|=Z zWk#cJYe_?6`=QRV@XUL2G+JA#8c1a?nVAgWi_j>FQgt6y5(>{pm4rsefw4?k@S*ey zcT8gkm^qm`Fv`>>!}6R~C_sr9QVm}C5O(C0zTqC)AcpV2oNH(ejZj#5sULBg`J{od zghE=l1At+m_SPX@jL_gUZ3Zx{kQ-xUrhM=uW@>)r4gkJ#X>E{P5l`A#MOzfEC~kmn zN7cRb2ZHJg=>YNcz!lsQXKpkii%J+fT#+a?-og-6CJ5xr1n2GmH~`goI%{s2(@5i5 zJE9h)ZBW&Of^${f?>_?rgc`HzYHAQRsA}ws9bl^KQav+-f~JCjzFk+7qO*O%|L_h2 zB#}v%C;_8ULM93+>Ks-Xbk;xKMP_YA2TMNpo_fm$c%Zr7C?-<81{$!?a)M~WC2z<- z=fRJe%255nOou!=Sat}n<%ucYp@c!&RgonU8t+Xyb1W(jt23i&gqbkX%q*{I)F)&z zU@*pu+tt%1|1XMdG{FRo5>aI)v{#K;HN7^A?HRW-;#`#$f!or9NB-y@9v#>q1{z1* zmSPkrGt2!%sAPwg`3O57q%Q4XLNm9H(zVR| zKZqL!p=d@#NDN|oOfpoXFBWHy`J!BJ%&3k2A0eY%lTZPw%^Dzk6@Np$fl4rfB)ug} zMWyvi*jS)9T^%`er?m>PQ#F)p;7oscwzaJyv^1?t{h?`Wx^O|ZjiL?AJh9tMO3rj- zOI6`YZ_ZQ;r^Gz-NRp_4sGHf)A+V6h2Xsr@fn9(q&)bD+L1gCslbTcnnNp_JJDIuu zYJsR!>Eiup&>v%{w3rM?r<_?HU$|lALMmPcGdYg=N+^_w47tvXNh@eg{Y;DSvOYE1k zrh@7hGhgzj3X&!APT*9&=iiKok0%;uX@Zl5@2AFh8eDal?XZ% zD5FCI|7ph~W8*cfi+25^jb8qPHx@+OCnlrdF70@rq=VqZs1zs)R}3EBX4Y;MTJn~N zHze92g((|oGv+>R$-`L7>O)J_8wi?@L1?Lig#FcMj#^%?(xn(o12P6NtiHhOH7VqL zq#zvbkpC!th^FU3%IpL~(^4`9X?+lqQsUJE^EUGZ_xm5ws{*OesGOE9AzQCdK~y%H;pSjMHrmDRM9xu7J}v3_{3m?dl~j>&HKG%|+d= zU9kdftE!bmzHLc_$hu8YH?4~cXQl>`_@hHWv1m2pNK$NH*B*I)1SA2J7b)9BPpvK!! zt3xb39M@4-TI8{fEO=QgFqT;mIP+2CxDr8bYK7h zkqo?MVBp0c9e9TzFv@wI*`98}Y!6i!gxfuIxQ^N4b15Pjcr8y|bTssV0pdhiz>E^m zK`0QGK`4?j zvK?Vjf5UtEkJ^-mJ{d|~WlLZNhF^BbAXZQa&7Q4BJT~iZjUV6{DliYTef$e%>I!V& z+KgjMDV0bDUTR{Mx69DHN(>BUNrTy8SOjfGl)I;y19@H5N&ElJYaa|exOejjZrFDcfHDa0P3%h{+)aCB3XReX zJDIqKA_W?{D?wgj!@!&nU2*u$Mr&62SJpp>pILiM5QQFgXt=VzVj@HxgkoVEm>6%q z;E+E9kFMM>nRpL42;C_s8eOyU{$G8KUQQG`58unwp4 zu~FRu4%%73UvyqeM>4P@Z@jxnwKNgz%F>|bqhKszU!E2BC7=whV zw8KKQ#W_N(0r~a75uNBt@VF-Te>@+2@Mmk=8@C_5SHoDE+h_Yo;kjo@yK3uZy6E)s z(;SFFW{Vf3m@Ln?!Mdegd|^lqOSId-J0#|(d&$7|mK5el{)BTesZYeIU?jXCy53F` z?z~l@C~@A7dkM3?A;#0CqER&w+vA4-uf^L{eh8@2)^_9`O4cu{qlC>wNcgC$qfSmw zERb=C8BrQG`XxquN))7&;WQfZER9qhe!RE9BB67hp%--nTqZ)n49f!Gk#%V@ZDIkfmaMd0kidIv08xSakYE-j~!A* z;HR38;_2QIWh-0`S{;0SjnWy~V)t zdX)atc)_T9j9NBlkPy)hW(2X$YbkjKwok|~LFyFQrjY+AesV-ZDc?vVmt+Ss-C%Sm zL00gafvt2j9+b`tF8lqD?_Aman11|*{atJpRuHf2qe0fqDl2S0E zLq&@3dwix-dBGF)uu{ox4h>-LYFySoi5ei&neE{VnK!^08yJ*PXtdL+J$QNVHftC1 z2gtJA8x1KynKg`dR03;e3tkWljiE$B_Om=Ux(L6g{F5g@>Wm4`*3@92F5X zF;8wFAibIX_)NOb+8x^Xgx-dBezpj^mXg5@E+z7|Vt{s2 z4~>Q33~a>>JXkYB2t0$|V50UKd6*Y3Q2Xl{A41Uy^6ta#J5Yyj6R^9M_fa`I;5IYu z%=J_eQnu%&A3S#u>mWfgj=oJ4(~J@v+`uT?Tb@h~Ch(ft86tXfd?TXQb~p_#RkmFv z-C;z{U8n5SuM?m5P-gIOGkU<+)9TiM7Fe|=XyYkPNU(PUCY8BCwZ@yBQCwq(AXR#* z`9h#-(RkgeTLO48Gni{PFuo3};-_TQbU?@`bHh8mH+bE$`X%(J(h!WWTMuhxF@slUBK$n*;=ESghCIt%W?49YZnB{!v$;nj#H z&54w(jsY6qlaevOKv&KS>mS8WNrhP~vdX4ZaLly|6J2Zn^a1a(tnd*UQPpfRZwiM2 zh|v@S8hE}>y}G5k&!RMP;R%5D%AGq-J)3XEn>I3N+$v#5C=JYx}urE7p z-~Q9GGY;%8_GhQ=e9iyg;M1& diff --git a/Doc/RomWBW User Guide.pdf b/Doc/RomWBW User Guide.pdf index 0a6cc70ab40915216319693013862c1e129bc76c..5f22c1e4645936da76870191908b68655dc3b304 100644 GIT binary patch delta 335 zcmX@wp>(uEX+srb{ej@mTk1}(J$~}!`n!25U+$~uBrjl^BQ$LeziejcGgr4|*{e5| z9ov6e>(HS?THRMt9~`@P>f9dBt*(CQCsc#Pr}bW%zx~|X*RLCwEeK-LKe=_&)MdV} zrIK@frvCMK-?-OqQ~7Vb_kB{|RtKwB|JxjLCH;28(c7!4t(Q+s-kX~I)~5Gr;lxy? z-E!3jtTtZvd${xRgzraAvTojfwYvMrAB}VM4SS_aFD(nJ=Z!fwGwSSav*k_lZ*%4T zF?Gs6TitBR)Nabe2*ej*?SGUx yUc@_F7&|(f8aX>Un>bk-IXW6!I=dP=TADh#xfmOn8#$TVDcBHFGF`oeLk<9hqm9=9 delta 335 zcmX@wp>(uEX+srby@K9@zutMaetva#A6aq!HRn7nv4UZFi|TV{_o%6r6DPjBwQ9}W zkMB2i8C;zc7P&-^+5B5r*)!i&xI-; z-eA7gxwnk#{M@!Z>VA4N_O87bt@6yh@E`M=yDKJ}ZT*$~!06nStb1E6MgL^vfBqm| zr1fl3vnf-%DH9_QgJ@X=Z9*WZ~#+=4|L_YGL7QVrXb&VrZveLrBSV^%f2}0E01v!2kdN diff --git a/ReadMe.md b/ReadMe.md index c315b98c..8760c181 100644 --- a/ReadMe.md +++ b/ReadMe.md @@ -7,7 +7,7 @@ **RomWBW Introduction** \ Version 3.5 \ Wayne Warthen ([wwarthen@gmail.com](mailto:wwarthen@gmail.com)) \ -25 Jan 2025 +27 Jan 2025 # Overview @@ -363,8 +363,7 @@ development of RomWBW. The project can be found at #### Z80 fig-FORTH Dimitri Theulings’ implementation of fig-FORTH for the Z80 has a -RomWBW-specific variant. This fig-FORTH is built into the RomWBW ROM. -However, the project itself is hosted at +RomWBW-specific variant. The project is hosted at . #### Assembly Language Programming for the RC2014 Zed diff --git a/ReadMe.txt b/ReadMe.txt index cf98e836..b7f70c01 100644 --- a/ReadMe.txt +++ b/ReadMe.txt @@ -1,6 +1,6 @@ RomWBW Introduction Wayne Warthen (wwarthen@gmail.com) -25 Jan 2025 +27 Jan 2025 @@ -374,8 +374,7 @@ https://github.com/alloidian/PaleoEditor. Z80 fig-FORTH Dimitri Theulings’ implementation of fig-FORTH for the Z80 has a -RomWBW-specific variant. This fig-FORTH is built into the RomWBW ROM. -However, the project itself is hosted at +RomWBW-specific variant. The project is hosted at https://github.com/dimitrit/figforth. Assembly Language Programming for the RC2014 Zed diff --git a/Source/Doc/Hardware.md b/Source/Doc/Hardware.md index a2262517..946e638c 100644 --- a/Source/Doc/Hardware.md +++ b/Source/Doc/Hardware.md @@ -1885,7 +1885,6 @@ may be discovered by RomWBW in your system. | ACIA | MC68B50 Asynchronous Communications Interface Adapter | | ASCI | Zilog Z180 CPU Built-in Serial Ports | | DUART | SCC2681 or compatible Dual UART | -| EF | EF9345 Video Display Controller | | ESPCON | ESP32 Firmware-based Video Console | | ESPSER | ESP32 Firmware-based Serial Interface | | LPT | Parallel I/O Controller | @@ -1937,6 +1936,7 @@ the active platform and configuration. | **ID** | **Description** | |-----------|--------------------------------------------------------| | CVDU | MC8563-based Video Display Controller | +| EF | EF9345 Video Display Controller | | FV | S100 FPGA Z80 Onboard VGA/Keyboard | | GDC | uPD7220 Video Display Controller | | TMS | TMS9918/38/58 Video Display Controller | diff --git a/Source/HBIOS/Config/RCZ180_ext_std.asm b/Source/HBIOS/Config/RCZ180_ext_std.asm index eb760f9c..72971c73 100644 --- a/Source/HBIOS/Config/RCZ180_ext_std.asm +++ b/Source/HBIOS/Config/RCZ180_ext_std.asm @@ -44,9 +44,14 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ180.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ ; MEMMGR .SET MM_Z2 ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] @@ -54,14 +59,18 @@ MEMMGR .SET MM_Z2 ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] Z180_CLKDIV .SET 1 ; Z180: CHK DIV: 0=OSC/2, 1=OSC, 2=OSC*2 Z180_MEMWAIT .SET 0 ; Z180: MEMORY WAIT STATES (0-3) Z180_IOWAIT .SET 1 ; Z180: I/O WAIT STATES TO ADD ABOVE 1 W/S BUILT-IN (0-3) +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) +RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; +DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ASCIENABLE .SET TRUE ; ASCI: ENABLE Z180 ASCI SERIAL DRIVER (ASCI.ASM) ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) @@ -80,11 +89,22 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) +; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER +; AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ180 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/RCZ180_nat_std.asm b/Source/HBIOS/Config/RCZ180_nat_std.asm index e0b42775..33f6fee9 100644 --- a/Source/HBIOS/Config/RCZ180_nat_std.asm +++ b/Source/HBIOS/Config/RCZ180_nat_std.asm @@ -44,9 +44,14 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ180.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ ; MEMMGR .SET MM_Z180 ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] @@ -54,14 +59,18 @@ MEMMGR .SET MM_Z180 ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] Z180_CLKDIV .SET 1 ; Z180: CHK DIV: 0=OSC/2, 1=OSC, 2=OSC*2 Z180_MEMWAIT .SET 0 ; Z180: MEMORY WAIT STATES (0-3) Z180_IOWAIT .SET 1 ; Z180: I/O WAIT STATES TO ADD ABOVE 1 W/S BUILT-IN (0-3) +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) +RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; +DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ASCIENABLE .SET TRUE ; ASCI: ENABLE Z180 ASCI SERIAL DRIVER (ASCI.ASM) ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) @@ -80,11 +89,22 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) +; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER +; AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ180 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/RCZ180_z1rcc_std.asm b/Source/HBIOS/Config/RCZ180_z1rcc_std.asm index 217b25d2..d7849b0c 100644 --- a/Source/HBIOS/Config/RCZ180_z1rcc_std.asm +++ b/Source/HBIOS/Config/RCZ180_z1rcc_std.asm @@ -88,7 +88,8 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) diff --git a/Source/HBIOS/Config/RCZ280_ext_std.asm b/Source/HBIOS/Config/RCZ280_ext_std.asm index d6187a90..ff27a0f7 100644 --- a/Source/HBIOS/Config/RCZ280_ext_std.asm +++ b/Source/HBIOS/Config/RCZ280_ext_std.asm @@ -79,7 +79,7 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) diff --git a/Source/HBIOS/Config/RCZ280_nat_std.asm b/Source/HBIOS/Config/RCZ280_nat_std.asm index c7afd3d9..cc1476ef 100644 --- a/Source/HBIOS/Config/RCZ280_nat_std.asm +++ b/Source/HBIOS/Config/RCZ280_nat_std.asm @@ -79,7 +79,7 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) diff --git a/Source/HBIOS/Config/RCZ280_zz80mb_std.asm b/Source/HBIOS/Config/RCZ280_zz80mb_std.asm index 87da04c0..1832de3a 100644 --- a/Source/HBIOS/Config/RCZ280_zz80mb_std.asm +++ b/Source/HBIOS/Config/RCZ280_zz80mb_std.asm @@ -83,7 +83,7 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) diff --git a/Source/HBIOS/Config/RCZ280_zzrcc_ram_std.asm b/Source/HBIOS/Config/RCZ280_zzrcc_ram_std.asm index f7bedeea..575308be 100644 --- a/Source/HBIOS/Config/RCZ280_zzrcc_ram_std.asm +++ b/Source/HBIOS/Config/RCZ280_zzrcc_ram_std.asm @@ -91,7 +91,7 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) diff --git a/Source/HBIOS/Config/RCZ280_zzrcc_std.asm b/Source/HBIOS/Config/RCZ280_zzrcc_std.asm index 58edbf2e..9c83f95e 100644 --- a/Source/HBIOS/Config/RCZ280_zzrcc_std.asm +++ b/Source/HBIOS/Config/RCZ280_zzrcc_std.asm @@ -91,7 +91,7 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) diff --git a/Source/HBIOS/Config/RCZ80_jbl_std.asm b/Source/HBIOS/Config/RCZ80_coleco_std.asm similarity index 82% rename from Source/HBIOS/Config/RCZ80_jbl_std.asm rename to Source/HBIOS/Config/RCZ80_coleco_std.asm index 44834b7c..b96d3cf9 100644 --- a/Source/HBIOS/Config/RCZ80_jbl_std.asm +++ b/Source/HBIOS/Config/RCZ80_coleco_std.asm @@ -1,6 +1,6 @@ ; ;================================================================================================== -; ROMWBW DEFAULT BUILD SETTINGS FOR RCBUS Z80 W/ JBL GAME BOARDS +; ROMWBW DEFAULT BUILD SETTINGS FOR RCBUS Z80 W/ JBL GAME BOARDS AND COLECO STYLE GAMES ;================================================================================================== ; ; THIS FILE DEFINES THE DEFAULT CONFIGURATION SETTINGS FOR THE PLATFORM @@ -54,7 +54,6 @@ ; MOVING THE SECONDARY CLOCK DIVIDER JUMPER (E.G., 38400 @ 2.458MHZ). THE BAUD RATE DOES ; NOT NEED TO BE CHANGED IN THIS CONFIGURATION FILE IN ORDER TO DO THIS, BUT THE DEVICE ; LIST WILL INCORRECTLY SHOW THE PORT RUNNING AT 115200 REGARDLESS OF THE CLOCK DIVIDER. -; UNCOMMENT THE LINE THAT SETS BOOTCON TO 1 TO BOOT ON THE SECOND SIO PORT BY DEFAULT. ; ; THE COMPLETE SET OF DEFAULT CONFIGURATION SETTINGS FOR THIS PLATFORM ARE FOUND IN THE ; CFG_.ASM INCLUDED FILE WHICH IS FOUND IN THE PARENT DIRECTORY. THIS FILE CONTAINS @@ -69,34 +68,20 @@ #INCLUDE "Config/RCZ80_std.asm" ; CPUOSC .SET 3686400 ; CPU OSC FREQ IN MHZ -; -VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD +INTMODE .SET 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) ; DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) -; UARTENABLE .SET FALSE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) -; ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) +SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) SIOCNT .SET 1 ; SIO: NUMBER OF CHIPS TO DETECT (1-2), 2 CHANNELS PER CHIP -SIO0MODE .SET SIOMODE_RC ; SIO 0: CHIP TYPE: SIOMODE_[STD|RC|SMB|ZP|Z80R] -SIO0BASE .SET $80 ; SIO 0: REGISTERS BASE ADR -SIO0ACLK .SET CPUOSC ; SIO 0A: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 -SIO0ACFG .SET SER_115200_8N1 ; SIO 0A: SERIAL LINE CONFIG -SIO0ACTCC .SET -1 ; SIO 0A: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE SIO0BCLK .SET 7372800 ; SIO 0B: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 -SIO0BCFG .SET SER_115200_8N1 ; SIO 0B: SERIAL LINE CONFIG -SIO0BCTCC .SET -1 ; SIO 0B: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE ; TMSENABLE .SET TRUE ; TMS: ENABLE TMS9918 VIDEO/KBD DRIVER (TMS.ASM) TMSMODE .SET TMSMODE_COLECO ; TMS: DRIVER MODE: TMSMODE_[SCG|N8|MSX|MSXKBD|MSXMKY|MBC|COLECO|DUO|NABU] TMS80COLS .SET FALSE ; TMS: ENABLE 80 COLUMN SCREEN, REQUIRES V9958 TMSTIMENABLE .SET FALSE ; TMS: ENABLE TIMER INTERRUPTS (REQUIRES IM1) ; -FDENABLE .SET FALSE ; FD: ENABLE FLOPPY DISK DRIVER (FD.ASM) -FDMODE .SET FDMODE_RCWDC ; FD: DRIVER MODE: FDMODE_[DIO|ZETA|ZETA2|DIDE|N8|DIO3|RCSMC|RCWDC|DYNO|EPFDC|MBC] -; -IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) -; PPIDEENABLE .SET FALSE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; SN76489ENABLE .SET TRUE ; SN: ENABLE SN76489 SOUND DRIVER diff --git a/Source/HBIOS/Config/RCZ80_easy_std.asm b/Source/HBIOS/Config/RCZ80_easy_std.asm index a84e7e4f..df1c337e 100644 --- a/Source/HBIOS/Config/RCZ80_easy_std.asm +++ b/Source/HBIOS/Config/RCZ80_easy_std.asm @@ -46,11 +46,16 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; PLATFORM .SET PLT_EZZ80 ; PLT_[SBC|ZETA|ZETA2|N8|MK4|UNA|RCZ80|RCEZ80|RCZ180|EZZ80|SCZ180|GMZ180|DYNO|RCZ280|MBC|RPH|Z80RETRO|S100|DUO|HEATH|EPITX|MON|STDZ180|NABU|FZ80] ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 10000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) ; @@ -60,17 +65,18 @@ CTCMODE .SET CTCMODE_CTR ; CTC MODE: CTCMODE_[NONE|CTR|TIM16|TIM256] CTCOSC .SET 921600 ; CTC CLOCK FREQUENCY WDOGMODE .SET WDOG_EZZ80 ; WATCHDOG MODE: WDOG_[NONE|EZZ80|SKZ] WDOGIO .SET $6F ; WATCHDOG REGISTER ADR +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) -INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) -; UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) @@ -87,7 +93,6 @@ TMSTIMENABLE .SET FALSE ; TMS: ENABLE TIMER INTERRUPTS (REQUIRES IM1) VRCENABLE .SET FALSE ; VRC: ENABLE VGARC VIDEO/KBD DRIVER (VRC.ASM) EFENABLE .SET FALSE ; EF: ENABLE EF9345 VIDEO DRIVER (EF.ASM) ; -; FDENABLE .SET TRUE ; FD: ENABLE FLOPPY DISK DRIVER (FD.ASM) FDMODE .SET FDMODE_RCWDC ; FD: DRIVER MODE: FDMODE_[DIO|ZETA|ZETA2|DIDE|N8|DIO3|RCSMC|RCWDC|DYNO|EPFDC|MBC] ; @@ -95,10 +100,19 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER ; diff --git a/Source/HBIOS/Config/RCZ80_ez512_std.asm b/Source/HBIOS/Config/RCZ80_ez512_std.asm index 71b096f7..576bca8c 100644 --- a/Source/HBIOS/Config/RCZ80_ez512_std.asm +++ b/Source/HBIOS/Config/RCZ80_ez512_std.asm @@ -46,30 +46,38 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; -CPUOSC .SET 22000000 ; CPU OSC FREQ IN MHZ +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT ; +CPUOSC .SET 22000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) ; KIOENABLE .SET TRUE ; ENABLE ZILOG KIO SUPPORT KIOBASE .SET $00 ; KIO BASE I/O ADDRESS +CTCENABLE .SET TRUE ; ENABLE ZILOG CTC SUPPORT +CTCBASE .SET KIOBASE+$04 ; CTC BASE I/O ADDRESS +CTCOSC .SET 1843200 ; CTC CLOCK FREQUENCY ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 0 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) MEMMGR .SET MM_EZ512 ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON|EZ512] +; FPLED_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET FALSE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; -CTCENABLE .SET TRUE ; ENABLE ZILOG CTC SUPPORT -CTCBASE .SET KIOBASE+$04 ; CTC BASE I/O ADDRESS -CTCOSC .SET 1843200 ; CTC CLOCK FREQUENCY +DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) +RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET FALSE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) -; UARTENABLE .SET FALSE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) ; @@ -89,20 +97,25 @@ EFENABLE .SET FALSE ; EF: ENABLE EF9345 VIDEO DRIVER (EF.ASM) ; MDROM .SET FALSE ; MD: ENABLE ROM DISK ; -CHENABLE .SET FALSE ; CH: ENABLE CH375/376 USB SUPPORT -; FDENABLE .SET FALSE ; FD: ENABLE FLOPPY DISK DRIVER (FD.ASM) FDMODE .SET FDMODE_RCWDC ; FD: DRIVER MODE: FDMODE_[DIO|ZETA|ZETA2|DIDE|N8|DIO3|RCSMC|RCWDC|DYNO|EPFDC|MBC] ; -IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) +IDEENABLE .SET FALSE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; -PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) +PPIDEENABLE .SET FALSE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDMODE .SET SDMODE_EZ512 ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET FALSE ; CH: ENABLE CH375/376 USB SUPPORT PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER ; diff --git a/Source/HBIOS/Config/RCZ80_k80w_std.asm b/Source/HBIOS/Config/RCZ80_k80w_std.asm index 0556f904..73e982b9 100644 --- a/Source/HBIOS/Config/RCZ80_k80w_std.asm +++ b/Source/HBIOS/Config/RCZ80_k80w_std.asm @@ -52,15 +52,12 @@ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) CPUOSC .SET 22000000 ; CPU OSC FREQ IN MHZ ; KIOENABLE .SET TRUE ; ENABLE ZILOG KIO SUPPORT -; -DSRTCMODE .SET DSRTCMODE_K80W ; DSRTC: OPERATING MODE: DSRTCMODE_[STD|MFPIC|K80W] -; -AUTOCON .SET FALSE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT -; CTCENABLE .SET TRUE ; ENABLE ZILOG CTC SUPPORT CTCBASE .SET KIOBASE+$04 ; CTC BASE I/O ADDRESS CTCOSC .SET 1843200 ; CTC CLOCK FREQUENCY ; +DSRTCMODE .SET DSRTCMODE_K80W ; DSRTC: OPERATING MODE: DSRTCMODE_[STD|MFPIC|K80W] +; ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) ; SIOCNT .SET 1 ; SIO: NUMBER OF CHIPS TO DETECT (1-2), 2 CHANNELS PER CHIP diff --git a/Source/HBIOS/Config/RCZ80_kio_std.asm b/Source/HBIOS/Config/RCZ80_kio_std.asm index 65be82dc..7007a4f2 100644 --- a/Source/HBIOS/Config/RCZ80_kio_std.asm +++ b/Source/HBIOS/Config/RCZ80_kio_std.asm @@ -50,7 +50,6 @@ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) ; KIOENABLE .SET TRUE ; ENABLE ZILOG KIO SUPPORT -; CTCENABLE .SET TRUE ; ENABLE ZILOG CTC SUPPORT CTCBASE .SET KIOBASE+$04 ; CTC BASE I/O ADDRESS CTCTIMER .SET TRUE ; ENABLE CTC PERIODIC TIMER @@ -66,9 +65,3 @@ SIO0ACLK .SET 1843200 ; SIO 0A: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372 SIO0ACTCC .SET 0 ; SIO 0A: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE SIO0BCLK .SET 1843200 ; SIO 0B: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 SIO0BCTCC .SET 1 ; SIO 0B: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE - - -LPTENABLE .SET TRUE -PPAENABLE .SET TRUE -IMMENABLE .SET TRUE -SYQENABLE .SET TRUE diff --git a/Source/HBIOS/Config/RCZ80_skz_std.asm b/Source/HBIOS/Config/RCZ80_skz_std.asm index a723d195..31b7584a 100644 --- a/Source/HBIOS/Config/RCZ80_skz_std.asm +++ b/Source/HBIOS/Config/RCZ80_skz_std.asm @@ -44,14 +44,20 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 7372800 ; CPU OSC FREQ IN MHZ ; SKZENABLE .SET TRUE ; ENABLE SERGEY'S Z80-512K FEATURES SKZDIV .SET DIV_12 ; UART CLK (CLK2) DIVIDER FOR Z80-512K WDOGMODE .SET WDOG_SKZ ; WATCHDOG MODE: WDOG_[NONE|EZZ80|SKZ] +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES LEDENABLE .SET TRUE ; ENABLES STATUS LED (SINGLE LED) @@ -61,6 +67,7 @@ VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET FALSE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) @@ -78,15 +85,27 @@ EFENABLE .SET FALSE ; EF: ENABLE EF9345 VIDEO DRIVER (EF.ASM) ; FDENABLE .SET TRUE ; FD: ENABLE FLOPPY DISK DRIVER (FD.ASM) FDMODE .SET FDMODE_RCWDC ; FD: DRIVER MODE: FDMODE_[DIO|ZETA|ZETA2|DIDE|N8|DIO3|RCSMC|RCWDC|DYNO|EPFDC|MBC] +; IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) +; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER +; AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ80 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/RCZ80_std.asm b/Source/HBIOS/Config/RCZ80_std.asm index f4951628..d337e8e7 100644 --- a/Source/HBIOS/Config/RCZ80_std.asm +++ b/Source/HBIOS/Config/RCZ80_std.asm @@ -44,18 +44,28 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 7372800 ; CPU OSC FREQ IN MHZ ; +KIOENABLE .SET FALSE ; ENABLE ZILOG KIO SUPPORT +CTCENABLE .SET FALSE ; ENABLE ZILOG CTC SUPPORT +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET FALSE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) @@ -80,11 +90,15 @@ SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER ; diff --git a/Source/HBIOS/Config/RCZ80_tiny_std.asm b/Source/HBIOS/Config/RCZ80_tiny_std.asm index 02463225..9446cdb5 100644 --- a/Source/HBIOS/Config/RCZ80_tiny_std.asm +++ b/Source/HBIOS/Config/RCZ80_tiny_std.asm @@ -46,11 +46,16 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; PLATFORM .SET PLT_EZZ80 ; PLT_[SBC|ZETA|ZETA2|N8|MK4|UNA|RCZ80|RCEZ80|RCZ180|EZZ80|SCZ180|GMZ180|DYNO|RCZ280|MBC|RPH|Z80RETRO|S100|DUO|HEATH|EPITX|MON|STDZ180|NABU|FZ80] ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 16000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) ; @@ -62,8 +67,10 @@ CTCOSC .SET 921600 ; CTC CLOCK FREQUENCY EIPCENABLE .SET TRUE ; EIPC: ENABLE Z80 EIPC (Z84C15) INITIALIZATION WDOGMODE .SET WDOG_EZZ80 ; WATCHDOG MODE: WDOG_[NONE|EZZ80|SKZ] WDOGIO .SET $6F ; WATCHDOG REGISTER ADR +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY LEDENABLE .SET TRUE ; ENABLES STATUS LED (SINGLE LED) LEDPORT .SET $6E ; STATUS LED PORT ADDRESS CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP @@ -71,9 +78,9 @@ VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) -; UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) @@ -99,12 +106,22 @@ IDE0BASE .SET $90 ; IDE 0: IO BASE ADDRESS ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER +; AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ80 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/RCZ80_zrc512_std.asm b/Source/HBIOS/Config/RCZ80_zrc512_std.asm index 9ae1e8fe..6d537e8b 100644 --- a/Source/HBIOS/Config/RCZ80_zrc512_std.asm +++ b/Source/HBIOS/Config/RCZ80_zrc512_std.asm @@ -46,21 +46,34 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 22000000 ; CPU OSC FREQ IN MHZ ; +KIOENABLE .SET FALSE ; ENABLE ZILOG KIO SUPPORT +CTCENABLE .SET FALSE ; ENABLE ZILOG CTC SUPPORT +; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 0 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) MEMMGR .SET MM_ZRC ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; -DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) +DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) +RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET FALSE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; +DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ACIAENABLE .SET TRUE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) @@ -81,10 +94,19 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER ; diff --git a/Source/HBIOS/Config/RCZ80_zrc_ram_std.asm b/Source/HBIOS/Config/RCZ80_zrc_ram_std.asm index 1a8945a5..449e77e5 100644 --- a/Source/HBIOS/Config/RCZ80_zrc_ram_std.asm +++ b/Source/HBIOS/Config/RCZ80_zrc_ram_std.asm @@ -46,21 +46,34 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 14745600 ; CPU OSC FREQ IN MHZ ; +KIOENABLE .SET FALSE ; ENABLE ZILOG KIO SUPPORT +CTCENABLE .SET FALSE ; ENABLE ZILOG CTC SUPPORT +; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 0 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) MEMMGR .SET MM_ZRC ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; -DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) +DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) +RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET FALSE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; +DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ACIAENABLE .SET TRUE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) @@ -81,12 +94,22 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER +; AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ80 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/RCZ80_zrc_std.asm b/Source/HBIOS/Config/RCZ80_zrc_std.asm index 005ad05a..b1ddfb1c 100644 --- a/Source/HBIOS/Config/RCZ80_zrc_std.asm +++ b/Source/HBIOS/Config/RCZ80_zrc_std.asm @@ -46,21 +46,34 @@ ; #DEFINE BOOT_DEFAULT "H" ; DEFAULT BOOT LOADER CMD FOR EMPTY CMD LINE #DEFINE AUTO_CMD "" ; AUTO CMD WHEN BOOT_TIMEOUT IS ENABLED +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; #INCLUDE "cfg_RCZ80.asm" ; +BOOT_TIMEOUT .SET -1 ; AUTO BOOT TIMEOUT IN SECONDS, -1 TO DISABLE, 0 FOR IMMEDIATE +BOOT_PRETTY .SET FALSE ; BOOT WITH PRETTY PLATFORM NAME +AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT +; CPUOSC .SET 14745600 ; CPU OSC FREQ IN MHZ ; +KIOENABLE .SET FALSE ; ENABLE ZILOG KIO SUPPORT +CTCENABLE .SET FALSE ; ENABLE ZILOG CTC SUPPORT +; RAMSIZE .SET 1536 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) MEMMGR .SET MM_ZRC ; MEMORY MANAGER: MM_[SBC|Z2|N8|Z180|Z280|MBC|RPH|MON] +; FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ; -DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) +DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) +RP5RTCENABLE .SET FALSE ; RP5C01 RTC BASED CLOCK (RP5RTC.ASM) +INTRTCENABLE .SET FALSE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; +DUARTENABLE .SET FALSE ; DUART: ENABLE 2681/2692 SERIAL DRIVER (DUART.ASM) UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) ACIAENABLE .SET TRUE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) @@ -79,12 +92,22 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) ; PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; -SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY +; +CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +; +LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) +; +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER +; AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ80 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/SCZ180_sc126_std.asm b/Source/HBIOS/Config/SCZ180_sc126_std.asm index c924d7fe..acdeb88c 100644 --- a/Source/HBIOS/Config/SCZ180_sc126_std.asm +++ b/Source/HBIOS/Config/SCZ180_sc126_std.asm @@ -84,11 +84,10 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) -SDMODE .SET SDMODE_SC ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER -AY38910ENABLE .SET TRUE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER +AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ180 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/SCZ180_sc130_std.asm b/Source/HBIOS/Config/SCZ180_sc130_std.asm index a226768c..fb8e97a7 100644 --- a/Source/HBIOS/Config/SCZ180_sc130_std.asm +++ b/Source/HBIOS/Config/SCZ180_sc130_std.asm @@ -85,11 +85,10 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) -SDMODE .SET SDMODE_SC ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER -AY38910ENABLE .SET TRUE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER +AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ180 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/Config/SCZ180_sc131_std.asm b/Source/HBIOS/Config/SCZ180_sc131_std.asm index 3bc85725..2abbbafc 100644 --- a/Source/HBIOS/Config/SCZ180_sc131_std.asm +++ b/Source/HBIOS/Config/SCZ180_sc131_std.asm @@ -58,9 +58,10 @@ Z180_IOWAIT .SET 1 ; Z180: I/O WAIT STATES TO ADD ABOVE 1 W/S BUILT-IN (0-3) FPLED_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL LEDS FPSW_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL SWITCHES ; -; LEDENABLE .SET TRUE ; ENABLE STATUS LED (SINGLE LED) ; +LCDENABLE .SET FALSE ; DISABLE LCD DISPLAY +; DSRTCENABLE .SET FALSE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) ; INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) @@ -74,9 +75,6 @@ SIOENABLE .SET FALSE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) IDEENABLE .SET FALSE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) PPIDEENABLE .SET FALSE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) -SDMODE .SET SDMODE_SC ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; CHENABLE .SET FALSE ; CH: ENABLE CH375/376 USB SUPPORT - -LCDENABLE .SET FALSE ; DISABLE LCD DISPLAY diff --git a/Source/HBIOS/Config/SCZ180_sc140_std.asm b/Source/HBIOS/Config/SCZ180_sc140_std.asm index 0a21d5ae..039398f0 100644 --- a/Source/HBIOS/Config/SCZ180_sc140_std.asm +++ b/Source/HBIOS/Config/SCZ180_sc140_std.asm @@ -62,6 +62,8 @@ FPSW_IO .SET $A0 ; FP: PORT ADDRESS FOR FP SWITCHES ; LEDENABLE .SET TRUE ; ENABLE STATUS LED (SINGLE LED) ; +LCDENABLE .SET FALSE ; DISABLE LCD DISPLAY +; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; diff --git a/Source/HBIOS/Config/SCZ180_sc503_std.asm b/Source/HBIOS/Config/SCZ180_sc503_std.asm index ef9329a8..c8a721b4 100644 --- a/Source/HBIOS/Config/SCZ180_sc503_std.asm +++ b/Source/HBIOS/Config/SCZ180_sc503_std.asm @@ -63,6 +63,8 @@ FPSW_IO .SET $A0 ; FP: PORT ADDRESS FOR FP SWITCHES LEDENABLE .SET TRUE ; ENABLES STATUS LED (SINGLE LED) LEDMODE .SET LEDMODE_STD ; LEDMODE_[STD|SC|RTC|NABU] ; +LCDENABLE .SET FALSE ; DISABLE LCD DISPLAY +; DSRTCENABLE .SET TRUE ; DSRTC: ENABLE DS-1302 CLOCK DRIVER (DSRTC.ASM) INTRTCENABLE .SET TRUE ; ENABLE PERIODIC INTERRUPT CLOCK DRIVER (INTRTC.ASM) ; diff --git a/Source/HBIOS/Config/SCZ180_sc700_std.asm b/Source/HBIOS/Config/SCZ180_sc700_std.asm index 5062399c..5ab0a2f1 100644 --- a/Source/HBIOS/Config/SCZ180_sc700_std.asm +++ b/Source/HBIOS/Config/SCZ180_sc700_std.asm @@ -84,11 +84,10 @@ IDEENABLE .SET TRUE ; IDE: ENABLE IDE DISK DRIVER (IDE.ASM) PPIDEENABLE .SET TRUE ; PPIDE: ENABLE PARALLEL PORT IDE DISK DRIVER (PPIDE.ASM) ; SDENABLE .SET TRUE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) -SDMODE .SET SDMODE_SC ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDCNT .SET 1 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY ; PRPENABLE .SET FALSE ; PRP: ENABLE ECB PROPELLER IO BOARD DRIVER (PRP.ASM) SN76489ENABLE .SET FALSE ; SN: ENABLE SN76489 SOUND DRIVER -AY38910ENABLE .SET TRUE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER +AY38910ENABLE .SET FALSE ; AY: ENABLE AY-3-8910 / YM2149 SOUND DRIVER AYMODE .SET AYMODE_RCZ180 ; AY: DRIVER MODE: AYMODE_[SCG|N8|RCZ80|RCZ180|MSX|LINC|MBC|DUO|NABU] AY_FORCE .SET FALSE ; AY: BYPASS AUTO-DETECT, FORCED PRESENT diff --git a/Source/HBIOS/cfg_DUO.asm b/Source/HBIOS/cfg_DUO.asm index 242aa053..bb0a8603 100644 --- a/Source/HBIOS/cfg_DUO.asm +++ b/Source/HBIOS/cfg_DUO.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Duodyne", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -64,7 +64,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_UNSUP ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 8000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -332,21 +331,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $48 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $EC ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_SPP ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_SPP ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_SPP ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_DYNO.asm b/Source/HBIOS/cfg_DYNO.asm index c36aef8e..f7a23a54 100644 --- a/Source/HBIOS/cfg_DYNO.asm +++ b/Source/HBIOS/cfg_DYNO.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Dyno", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -330,11 +329,11 @@ PIO1BASE .SET $BC ; PIO 1: REGISTERS BASE ADR ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO_ZP .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB ZILOG PERIPHERALS BOARD (PIO.ASM) diff --git a/Source/HBIOS/cfg_EPITX.asm b/Source/HBIOS/cfg_EPITX.asm index 8246ea12..7f65d85a 100644 --- a/Source/HBIOS/cfg_EPITX.asm +++ b/Source/HBIOS/cfg_EPITX.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "MiniITX" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -128,7 +127,7 @@ SECCON .SET $FF ; SECONDARY CONSOLE DEVICE CRTACT .SET FALSE ; ACTIVATE CRT (VDU,CVDU,PROPIO,ETC) AT STARTUP VDAEMU .SET EMUTYP_ANSI ; VDA EMULATION: EMUTYP_[TTY|ANSI] ; TODO - ADD PS/2 BITBANGER -VDAEMU_SERKBD .SET $00 ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD +VDAEMU_SERKBD .SET $FF ; VDA EMULATION: SERIAL KBD UNIT #, OR $FF FOR HW KBD ANSITRACE .SET 1 ; ANSI DRIVER TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPKTRACE .SET 1 ; PPK DRIVER TRACE LEVEL (0=NO,1=ERRORS,2=ALL) KBDTRACE .SET 1 ; KBD DRIVER TRACE LEVEL (0=NO,1=ERRORS,2=ALL) @@ -341,21 +340,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_FZ80.asm b/Source/HBIOS/cfg_FZ80.asm index 93d638e2..cdb015fe 100644 --- a/Source/HBIOS/cfg_FZ80.asm +++ b/Source/HBIOS/cfg_FZ80.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "S100 FPGA Z80", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 8000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 0 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -350,21 +349,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $C7 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_GMZ180.asm b/Source/HBIOS/cfg_GMZ180.asm index 183cfd5d..7cc9f6e1 100644 --- a/Source/HBIOS/cfg_GMZ180.asm +++ b/Source/HBIOS/cfg_GMZ180.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "GM STD BUS Z180", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -346,21 +345,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $18 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_HEATH.asm b/Source/HBIOS/cfg_HEATH.asm index 91ad4035..b6b2a0fe 100644 --- a/Source/HBIOS/cfg_HEATH.asm +++ b/Source/HBIOS/cfg_HEATH.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "HEATHKIT", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 16384000 ; CPU OSC FREQ IN MHZ INTMODE .SET 1 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -340,21 +339,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_MASTER.asm b/Source/HBIOS/cfg_MASTER.asm index 492c44d4..c2758d1a 100644 --- a/Source/HBIOS/cfg_MASTER.asm +++ b/Source/HBIOS/cfg_MASTER.asm @@ -43,7 +43,7 @@ ; TO REDEFINE A PREVIOUS DEFINITION. ; #DEFINE PLATFORM_NAME "RomWBW", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_9600_8N1 +#DEFINE DEFSERCFG SER_9600_8N1 ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "hbios.inc" ; @@ -65,7 +65,6 @@ CPUSPDCAP .EQU SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .EQU SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .EQU 1000000 ; CPU OSC FREQ IN MHZ INTMODE .EQU 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .EQU SER_9600_8N1 ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .EQU 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .EQU 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -409,21 +408,21 @@ LPTTRACE .EQU 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .EQU $E8 ; LPT 0: REGISTERS BASE ADR LPT1BASE .EQU $EC ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .EQU FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .EQU FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .EQU 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .EQU 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .EQU PPAMODE_NONE ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .EQU LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .EQU LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .EQU FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .EQU FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .EQU 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .EQU 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .EQU IMMMODE_NONE ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .EQU LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .EQU LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .EQU FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .EQU FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .EQU 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .EQU 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .EQU IMMMODE_NONE ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_MBC.asm b/Source/HBIOS/cfg_MBC.asm index 8de76eae..02ab3b99 100644 --- a/Source/HBIOS/cfg_MBC.asm +++ b/Source/HBIOS/cfg_MBC.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Nhyodyne", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -64,7 +64,6 @@ CPUSPDCAP .SET SPD_HILO ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_LOW ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 8000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -318,21 +317,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $E8 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $EC ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_SPP ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_SPP ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_SPP ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_MK4.asm b/Source/HBIOS/cfg_MK4.asm index 3649fae6..81e8bed5 100644 --- a/Source/HBIOS/cfg_MK4.asm +++ b/Source/HBIOS/cfg_MK4.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Mark IV", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -329,11 +328,11 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $E8 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $EC ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO4BASE .SET $90 ; PIO: PIO REGISTERS BASE ADR FOR ECB 4P BOARD diff --git a/Source/HBIOS/cfg_MON.asm b/Source/HBIOS/cfg_MON.asm index bad24192..e1185cad 100644 --- a/Source/HBIOS/cfg_MON.asm +++ b/Source/HBIOS/cfg_MON.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Monsputer", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 4000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -345,21 +344,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_N8.asm b/Source/HBIOS/cfg_N8.asm index f08edaab..6bc6e468 100644 --- a/Source/HBIOS/cfg_N8.asm +++ b/Source/HBIOS/cfg_N8.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "RetroBrew N8", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -322,11 +321,11 @@ PIO1BASE .SET $BC ; PIO 1: REGISTERS BASE ADR ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO4BASE .SET $90 ; PIO: PIO REGISTERS BASE ADR FOR ECB 4P BOARD diff --git a/Source/HBIOS/cfg_NABU.asm b/Source/HBIOS/cfg_NABU.asm index 8ef38fe8..7713b06e 100644 --- a/Source/HBIOS/cfg_NABU.asm +++ b/Source/HBIOS/cfg_NABU.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "NABU Personal Computer", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 3580000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -350,21 +349,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_RCZ180.asm b/Source/HBIOS/cfg_RCZ180.asm index 43fe7a9d..a6b502dc 100644 --- a/Source/HBIOS/cfg_RCZ180.asm +++ b/Source/HBIOS/cfg_RCZ180.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "RCBus", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -105,7 +104,7 @@ FPLED_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL LEDS FPLED_IO .SET $00 ; FP: PORT ADDRESS FOR FP LEDS FPLED_INV .SET FALSE ; FP: LED BITS ARE INVERTED FPLED_DSKACT .SET TRUE ; FP: ENABLES DISK I/O ACTIVITY ON FP LEDS -FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES +FPSW_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL SWITCHES FPSW_IO .SET $00 ; FP: PORT ADDRESS FOR FP SWITCHES FPSW_INV .SET FALSE ; FP: SWITCH BITS ARE INVERTED ; @@ -124,7 +123,7 @@ PKDENABLE .SET FALSE ; ENABLES DSKY NG PKD DRIVER (8259) PKDPPIBASE .SET $60 ; BASE I/O ADDRESS OF PKD PPI PKDOSC .SET 3000000 ; OSCILLATOR FREQ FOR PKD (IN HZ) H8PENABLE .SET FALSE ; ENABLES HEATH H8 FRONT PANEL -LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY +LCDENABLE .SET FALSE ; ENABLE LCD DISPLAY LCDBASE .SET $AA ; BASE I/O ADDRESS OF LCD CONTROLLER GM7303ENABLE .SET FALSE ; ENABLES THE GM7303 BOARD WITH 16X2 LCD ; @@ -203,7 +202,7 @@ UART6CFG .SET DEFSERCFG ; UART 6: SERIAL LINE CONFIG UART7BASE .SET $FF ; UART 7: REGISTERS BASE ADR UART7CFG .SET DEFSERCFG ; UART 7: SERIAL LINE CONFIG ; -ASCIENABLE .SET TRUE ; ASCI: ENABLE Z180 ASCI SERIAL DRIVER (ASCI.ASM) +ASCIENABLE .SET FALSE ; ASCI: ENABLE Z180 ASCI SERIAL DRIVER (ASCI.ASM) ASCIINTS .SET TRUE ; ASCI: INCLUDE INTERRUPT SUPPORT UNDER IM1/2/3 ASCISWAP .SET FALSE ; ASCI: SWAP CHANNELS ASCIBOOT .SET 0 ; ASCI: REBOOT ON RCV CHAR (0=DISABLED) @@ -214,7 +213,7 @@ Z2UENABLE .SET FALSE ; Z2U: ENABLE Z280 UART SERIAL DRIVER (Z2U.ASM) ; ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) ; -SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) +SIOENABLE .SET FALSE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) SIODEBUG .SET FALSE ; SIO: ENABLE DEBUG OUTPUT SIOBOOT .SET 0 ; SIO: REBOOT ON RCV CHAR (0=DISABLED) SIOCNT .SET 2 ; SIO: NUMBER OF CHIPS TO DETECT (1-2), 2 CHANNELS PER CHIP @@ -222,18 +221,18 @@ SIOINTS .SET TRUE ; SIO: INCLUDE SIO INTERRUPT SUPPORT UNDER IM1/2/3 SIO0MODE .SET SIOMODE_RC ; SIO 0: CHIP TYPE: SIOMODE_[STD|RC|SMB|ZP|Z80R] SIO0BASE .SET $80 ; SIO 0: REGISTERS BASE ADR SIO0ACLK .SET 7372800 ; SIO 0A: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 -SIO0ACFG .SET SER_115200_8N1 ; SIO 0A: SERIAL LINE CONFIG +SIO0ACFG .SET DEFSERCFG ; SIO 0A: SERIAL LINE CONFIG SIO0ACTCC .SET -1 ; SIO 0A: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE SIO0BCLK .SET 7372800 ; SIO 0B: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 -SIO0BCFG .SET SER_115200_8N1 ; SIO 0B: SERIAL LINE CONFIG +SIO0BCFG .SET DEFSERCFG ; SIO 0B: SERIAL LINE CONFIG SIO0BCTCC .SET -1 ; SIO 0B: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE SIO1MODE .SET SIOMODE_RC ; SIO 1: CHIP TYPE: SIOMODE_[STD|RC|SMB|ZP|Z80R] SIO1BASE .SET $84 ; SIO 1: REGISTERS BASE ADR SIO1ACLK .SET 7372800 ; SIO 1A: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 -SIO1ACFG .SET SER_115200_8N1 ; SIO 1A: SERIAL LINE CONFIG +SIO1ACFG .SET DEFSERCFG ; SIO 1A: SERIAL LINE CONFIG SIO1ACTCC .SET -1 ; SIO 1A: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE SIO1BCLK .SET 7372800 ; SIO 1B: OSC FREQ IN HZ, ZP=2457600/4915200, RC/SMB=7372800 -SIO1BCFG .SET SER_115200_8N1 ; SIO 1B: SERIAL LINE CONFIG +SIO1BCFG .SET DEFSERCFG ; SIO 1B: SERIAL LINE CONFIG SIO1BCTCC .SET -1 ; SIO 1B: CTC CHANNEL 0=A, 1=B, 2=C, 3=D, -1 FOR NONE ; XIOCFG .SET DEFSERCFG ; XIO: SERIAL LINE CONFIG @@ -303,14 +302,14 @@ PPIDE2A8BIT .SET FALSE ; PPIDE 2A (MASTER): 8 BIT XFER PPIDE2B8BIT .SET FALSE ; PPIDE 0B (SLAVE): 8 BIT XFER ; SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) -SDMODE .SET SDMODE_MT ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDPPIBASE .SET $60 ; SD: BASE I/O ADDRESS OF PPI FOR PPI MODDE SDCNT .SET 2 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY SDTRACE .SET 1 ; SD: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SDCSIOFAST .SET FALSE ; SD: ENABLE TABLE-DRIVEN BIT INVERTER IN CSIO MODE SDMTSWAP .SET FALSE ; SD: SWAP THE LOGICAL ORDER OF THE SPI PORTS OF THE MT011 ; -CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +CHENABLE .SET FALSE ; CH: ENABLE CH375/376 USB SUPPORT CHTRACE .SET 1 ; CH: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) CHUSBTRACE .SET 1 ; CHUSB: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) CHSDTRACE .SET 1 ; CHSD: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) @@ -345,21 +344,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_RCZ280.asm b/Source/HBIOS/cfg_RCZ280.asm index a5ec44e5..dbd445f8 100644 --- a/Source/HBIOS/cfg_RCZ280.asm +++ b/Source/HBIOS/cfg_RCZ280.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "RCBus", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 24000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -313,7 +312,7 @@ PPIDE2A8BIT .SET FALSE ; PPIDE 2A (MASTER): 8 BIT XFER PPIDE2B8BIT .SET FALSE ; PPIDE 0B (SLAVE): 8 BIT XFER ; SDENABLE .SET FALSE ; SD: ENABLE SD CARD DISK DRIVER (SD.ASM) -SDMODE .SET SDMODE_MT ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] +SDMODE .SET SDMODE_PIO ; SD: DRIVER MODE: SDMODE_[JUHA|N8|CSIO|PPI|UART|DSD|MK4|SC|MT|USR|PIO|Z80R|EPITX|FZ80|GM|EZ512|K80W] SDPPIBASE .SET $60 ; SD: BASE I/O ADDRESS OF PPI FOR PPI MODDE SDCNT .SET 2 ; SD: NUMBER OF SD CARD DEVICES (1-2), FOR DSD/SC/MT ONLY SDTRACE .SET 1 ; SD: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) @@ -355,21 +354,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_RCZ80.asm b/Source/HBIOS/cfg_RCZ80.asm index 93597d8a..d6dac30e 100644 --- a/Source/HBIOS/cfg_RCZ80.asm +++ b/Source/HBIOS/cfg_RCZ80.asm @@ -43,8 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "RCBus", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS -#DEFINE DEFSERCFG xxxxx +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -64,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 7372800 ; CPU OSC FREQ IN MHZ INTMODE .SET 1 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -81,7 +79,7 @@ RTCIO .SET $C0 ; RTC LATCH REGISTER ADR KIOENABLE .SET FALSE ; ENABLE ZILOG KIO SUPPORT KIOBASE .SET $80 ; KIO BASE I/O ADDRESS ; -CTCENABLE .SET TRUE ; ENABLE ZILOG CTC SUPPORT +CTCENABLE .SET FALSE ; ENABLE ZILOG CTC SUPPORT CTCDEBUG .SET FALSE ; ENABLE CTC DRIVER DEBUG OUTPUT CTCBASE .SET $88 ; CTC BASE I/O ADDRESS CTCTIMER .SET FALSE ; ENABLE CTC PERIODIC TIMER @@ -125,7 +123,7 @@ PKDENABLE .SET FALSE ; ENABLES DSKY NG PKD DRIVER (8259) PKDPPIBASE .SET $60 ; BASE I/O ADDRESS OF PKD PPI PKDOSC .SET 3000000 ; OSCILLATOR FREQ FOR PKD (IN HZ) H8PENABLE .SET FALSE ; ENABLES HEATH H8 FRONT PANEL -LCDENABLE .SET TRUE ; ENABLE LCD DISPLAY +LCDENABLE .SET FALSE ; ENABLE LCD DISPLAY LCDBASE .SET $DA ; BASE I/O ADDRESS OF LCD CONTROLLER GM7303ENABLE .SET FALSE ; ENABLES THE GM7303 BOARD WITH 16X2 LCD ; @@ -181,7 +179,7 @@ DUART1BASE .SET $40 ; DUART 1: BASE ADDRESS OF CHIP DUART1ACFG .SET DEFSERCFG ; DUART 1A: SERIAL LINE CONFIG DUART1BCFG .SET DEFSERCFG ; DUART 1B: SERIAL LINE CONFIG ; -UARTENABLE .SET TRUE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) +UARTENABLE .SET FALSE ; UART: ENABLE 8250/16550-LIKE SERIAL DRIVER (UART.ASM) UARTCNT .SET 4 ; UART: NUMBER OF CHIPS TO DETECT (1-8) UARTOSC .SET 1843200 ; UART: OSC FREQUENCY IN MHZ UARTINTS .SET FALSE ; UART: INCLUDE INTERRUPT SUPPORT UNDER IM1/2/3 @@ -208,7 +206,7 @@ ASCIENABLE .SET FALSE ; ASCI: ENABLE Z180 ASCI SERIAL DRIVER (ASCI.ASM) ; Z2UENABLE .SET FALSE ; Z2U: ENABLE Z280 UART SERIAL DRIVER (Z2U.ASM) ; -ACIAENABLE .SET TRUE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) +ACIAENABLE .SET FALSE ; ACIA: ENABLE MOTOROLA 6850 ACIA DRIVER (ACIA.ASM) ACIADEBUG .SET FALSE ; ACIA: ENABLE DEBUG OUTPUT ACIACNT .SET 1 ; ACIA: NUMBER OF CHIPS TO DETECT (1-2) ACIA0BASE .SET $80 ; ACIA 0: REGISTERS BASE ADR @@ -220,7 +218,7 @@ ACIA1CLK .SET CPUOSC ; ACIA 1: OSC FREQ IN HZ ACIA1DIV .SET 1 ; ACIA 1: SERIAL CLOCK DIVIDER ACIA1CFG .SET DEFSERCFG ; ACIA 1: SERIAL LINE CONFIG (SEE STD.ASM) ; -SIOENABLE .SET TRUE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) +SIOENABLE .SET FALSE ; SIO: ENABLE ZILOG SIO SERIAL DRIVER (SIO.ASM) SIODEBUG .SET FALSE ; SIO: ENABLE DEBUG OUTPUT SIOBOOT .SET 0 ; SIO: REBOOT ON RCV CHAR (0=DISABLED) SIOCNT .SET 2 ; SIO: NUMBER OF CHIPS TO DETECT (1-2), 2 CHANNELS PER CHIP @@ -316,7 +314,7 @@ SDTRACE .SET 1 ; SD: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SDCSIOFAST .SET FALSE ; SD: ENABLE TABLE-DRIVEN BIT INVERTER IN CSIO MODE SDMTSWAP .SET FALSE ; SD: SWAP THE LOGICAL ORDER OF THE SPI PORTS OF THE MT011 ; -CHENABLE .SET TRUE ; CH: ENABLE CH375/376 USB SUPPORT +CHENABLE .SET FALSE ; CH: ENABLE CH375/376 USB SUPPORT CHTRACE .SET 1 ; CH: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) CHUSBTRACE .SET 1 ; CHUSB: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) CHSDTRACE .SET 1 ; CHSD: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) @@ -351,21 +349,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $0C ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_RPH.asm b/Source/HBIOS/cfg_RPH.asm index 62d1de4d..e956def4 100644 --- a/Source/HBIOS/cfg_RPH.asm +++ b/Source/HBIOS/cfg_RPH.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Rhyophyre", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -310,11 +309,11 @@ PIO1BASE .SET $BC ; PIO 1: REGISTERS BASE ADR ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO4BASE .SET $90 ; PIO: PIO REGISTERS BASE ADR FOR ECB 4P BOARD diff --git a/Source/HBIOS/cfg_S100.asm b/Source/HBIOS/cfg_S100.asm index 47c63302..fc187b33 100644 --- a/Source/HBIOS/cfg_S100.asm +++ b/Source/HBIOS/cfg_S100.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "S100", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_57600_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_57600_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_57600_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -335,21 +334,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $18 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_SBC.asm b/Source/HBIOS/cfg_SBC.asm index 5139a1c0..d2854877 100644 --- a/Source/HBIOS/cfg_SBC.asm +++ b/Source/HBIOS/cfg_SBC.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "RetroBrew SBC", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 8000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -311,11 +310,11 @@ PIO1BASE .SET $BC ; PIO 1: REGISTERS BASE ADR ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO4BASE .SET $90 ; PIO: PIO REGISTERS BASE ADR FOR ECB 4P BOARD diff --git a/Source/HBIOS/cfg_SCZ180.asm b/Source/HBIOS/cfg_SCZ180.asm index 254ee0ba..d9675b49 100644 --- a/Source/HBIOS/cfg_SCZ180.asm +++ b/Source/HBIOS/cfg_SCZ180.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Small Computer", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 18432000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_115200_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -345,21 +344,21 @@ LPTTRACE .SET 1 ; LPT: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) LPT0BASE .SET $18 ; LPT 0: REGISTERS BASE ADR LPT1BASE .SET $00 ; LPT 1: REGISTERS BASE ADR ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) PPACNT .SET 1 ; PPA: NUMBER OF PPA DEVICES (1-2) PPATRACE .SET 1 ; PPA: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) PPAMODE .SET PPAMODE_MG014 ; PPA: DRIVER MODE: PPAMODE_[NONE|SPP|MG014] PPA0BASE .SET LPT0BASE ; PPA 0: BASE I/O ADDRESS OF PPI FOR PPA PPA1BASE .SET LPT1BASE ; PPA 1: BASE I/O ADDRESS OF PPI FOR PPA ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) IMMCNT .SET 1 ; IMM: NUMBER OF IMM DEVICES (1-2) IMMTRACE .SET 1 ; IMM: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) IMMMODE .SET IMMMODE_MG014 ; IMM: DRIVER MODE: IMMMODE_[NONE|SPP|MG014] IMM0BASE .SET LPT0BASE ; IMM 0: BASE I/O ADDRESS OF PPI FOR IMM IMM1BASE .SET LPT1BASE ; IMM 1: BASE I/O ADDRESS OF PPI FOR IMM ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) SYQCNT .SET 1 ; SYQ: NUMBER OF SYQ DEVICES (1-2) SYQTRACE .SET 1 ; SYQ: TRACE LEVEL (0=NO,1=ERRORS,2=ALL) SYQMODE .SET IMMMODE_MG014 ; SYQ: DRIVER MODE: SYQMODE_[NONE|SPP|MG014] diff --git a/Source/HBIOS/cfg_Z80RETRO.asm b/Source/HBIOS/cfg_Z80RETRO.asm index a4277e5e..09504939 100644 --- a/Source/HBIOS/cfg_Z80RETRO.asm +++ b/Source/HBIOS/cfg_Z80RETRO.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Z80Retro", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 14745600 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -287,11 +286,11 @@ PIOENABLE .SET FALSE ; PIO: ENABLE ZILOG PIO DRIVER (PIO.ASM) ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO_ZP .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB ZILOG PERIPHERALS BOARD (PIO.ASM) diff --git a/Source/HBIOS/cfg_ZETA.asm b/Source/HBIOS/cfg_ZETA.asm index 5b03ade7..1293b6b9 100644 --- a/Source/HBIOS/cfg_ZETA.asm +++ b/Source/HBIOS/cfg_ZETA.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Zeta", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 8000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 0 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -257,11 +256,11 @@ PIOENABLE .SET FALSE ; PIO: ENABLE ZILOG PIO DRIVER (PIO.ASM) ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO_ZP .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB ZILOG PERIPHERALS BOARD (PIO.ASM) diff --git a/Source/HBIOS/cfg_ZETA2.asm b/Source/HBIOS/cfg_ZETA2.asm index 15c6e422..80ef0831 100644 --- a/Source/HBIOS/cfg_ZETA2.asm +++ b/Source/HBIOS/cfg_ZETA2.asm @@ -43,7 +43,7 @@ ; TO USE ".EQU" BECAUSE IT WON'T LET YOU REDEFINE A SETTING WITH ".EQU". ; #DEFINE PLATFORM_NAME "Zeta 2", " [", CONFIG, "]" -#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS +#DEFINE DEFSERCFG SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL CONFIGURATION ; #INCLUDE "cfg_MASTER.asm" ; @@ -63,7 +63,6 @@ CPUSPDCAP .SET SPD_FIXED ; CPU SPEED CHANGE CAPABILITY SPD_FIXED|SPD_HILO CPUSPDDEF .SET SPD_HIGH ; CPU SPEED DEFAULT SPD_UNSUP|SPD_HIGH|SPD_LOW CPUOSC .SET 8000000 ; CPU OSC FREQ IN MHZ INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280) -;;;DEFSERCFG .SET SER_38400_8N1 | SER_RTS ; DEFAULT SERIAL LINE CONFIG (SEE STD.ASM) ; RAMSIZE .SET 512 ; SIZE OF RAM IN KB (MUST MATCH YOUR HARDWARE!!!) ROMSIZE .SET 512 ; SIZE OF ROM IN KB (MUST MATCH YOUR HARDWARE!!!) @@ -268,11 +267,11 @@ PIOENABLE .SET FALSE ; PIO: ENABLE ZILOG PIO DRIVER (PIO.ASM) ; LPTENABLE .SET FALSE ; LPT: ENABLE CENTRONICS PRINTER DRIVER (LPT.ASM) ; -PPAENABLE .SET FALSE ; PPA: ENABLE PPA DISK DRIVER (PPA.ASM) +PPAENABLE .SET FALSE ; PPA: ENABLE IOMEGA ZIP DRIVE (PPA) DISK DRIVER (PPA.ASM) ; -IMMENABLE .SET FALSE ; IMM: ENABLE IMM DISK DRIVER (IMM.ASM) +IMMENABLE .SET FALSE ; IMM: ENABLE IOMEGA ZIP PLUS DRIVE (IMM) DISK DRIVER (IMM.ASM) ; -SYQENABLE .SET FALSE ; SYQ: ENABLE IMM DISK DRIVER (SYQ.ASM) +SYQENABLE .SET FALSE ; SYQ: ENABLE SYQUEST SPARQ DISK DRIVER (SYQ.ASM) ; PIO_4P .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB 4P BOARD PIO_ZP .SET FALSE ; PIO: ENABLE PARALLEL PORT DRIVER FOR ECB ZILOG PERIPHERALS BOARD (PIO.ASM) diff --git a/Source/HBIOS/hbios.asm b/Source/HBIOS/hbios.asm index d3602906..5b27d3a9 100644 --- a/Source/HBIOS/hbios.asm +++ b/Source/HBIOS/hbios.asm @@ -8731,7 +8731,7 @@ PS_DTSD .TEXT "SD Card$" PS_DTUSB .TEXT "USB Drive$" PS_DTROM .TEXT "ROM Disk$" PS_DTRAM .TEXT "RAM Disk$" -PS_DTFSH .TEXT "Flash ROM" +PS_DTFSH .TEXT "Flash ROM$" PS_DTRF .TEXT "RAM Floppy$" PS_DTCD .TEXT "CD-ROM$" PS_DTCRT .TEXT "Cartridge$" diff --git a/Source/ver.inc b/Source/ver.inc index 35e5e9d1..3b8c83db 100644 --- a/Source/ver.inc +++ b/Source/ver.inc @@ -2,7 +2,7 @@ #DEFINE RMN 5 #DEFINE RUP 0 #DEFINE RTP 0 -#DEFINE BIOSVER "3.5.0-beta.2" +#DEFINE BIOSVER "3.5.0-beta.3" #define rmj RMJ #define rmn RMN #define rup RUP diff --git a/Source/ver.lib b/Source/ver.lib index eef6f7f1..fdb3f8da 100644 --- a/Source/ver.lib +++ b/Source/ver.lib @@ -3,5 +3,5 @@ rmn equ 5 rup equ 0 rtp equ 0 biosver macro - db "3.5.0-beta.2" + db "3.5.0-beta.3" endm