MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity

Update dbgmon.asm

Browse Source
This commit is contained in:
lynchaj
2021-07-20 20:42:11 -04:00
committed by GitHub
parent 17ed17be08
commit cdb0f5be29
1 changed files with 4 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

6
Source/Apps/ramtest/dbgmon.asm
View File

@@ -916,8 +916,9 @@ DORAMTEST:
LD A,$00 ; INITIALIZE A TO 0
DATABUSCHECK:
LD C,A
LD ($0000),A ; WRITE TO LOWEST RAM ADDRESS
LD C,($0000) ; READ VALUE FROM LOWEST RAM ADDRESS
LD A,($0000) ; READ VALUE FROM LOWEST RAM ADDRESS
CP C ; IS IT SAME AS WRITTEN?
JP NZ,DATABUSFAIL ; NO? DATA BUS FAIL HANDLER ROUTINE
INC A ; YES, GET NEXT VALUE
@@ -947,7 +948,8 @@ DATABUSFAIL:
ADDRBUSCHECK:
LD (HL),$FF ; WRITE ALL ONES INTO HL ADDRESS
LD C,($0000) ; READ VALUE FROM LOWEST RAM ADDRESS
LD C,$00
LD A,($0000) ; READ VALUE FROM LOWEST RAM ADDRESS
CP C ; IS IT SAME AS WRITTEN? SHOULD BE 0
JP NZ,ADDRBUSFAIL ; NO? ADDR BUS FAIL HANDLER ROUTINE
PUSH HL ; STORE HL, FOR COPY TO BC