MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity

Add Heath H8 Framework

Browse Source
This commit is contained in:
Wayne Warthen
2023-09-14 19:38:17 -07:00
parent 7fce3277a0
commit cfc76d0659
37 changed files with 676 additions and 34 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
Source/Doc/UserGuide.md
View File

@@ -206,6 +206,7 @@ below, **carefully** pick the appropriate ROM image for your hardware.
| [Z80-Retro SBC]^8^ | - | Z80RETRO_std.rom | 38400 |
| [S100 Computers Z180]^9^ | S100 | S100_std.rom | 38400 |
| [Duodyne Z80 System]^1^ | Duo | DUO_std.rom | 38400 |
| [Heath H8 Z80 System] | H8 | HEATH_std.rom | 115200 |
| ^1^Designed by Andrew Lynch
| ^2^Designed by Sergey Kiselev
@@ -4035,6 +4036,29 @@ the RomWBW HBIOS configuration.
`\clearpage`{=latex}
### Heath H8 Z80 System
| | |
|-------------------|---------------|
| ROM Image File | HEATH_std.rom |
| Console Baud Rate | 115200 |
| Interrupts | Mode 1 |
- CPU speed is detected at startup if DS1302 RTC is active
- Otherwise 7.3728 MHz assumed
- Hardware auto-detected:
- DS1302 RTC
- ACIA Serial Interface Module
- SIO Serial Interface Module
- EP Dual UART Serial Interface Module
- WDC Floppy Disk Controller w/ 3.5" HD Drives
- IDE Hard Disk Interface Module
- PPIDE Hard Disk Interface Module
- Serial baud rate is usually determined by hardware for ACIA and
SIO interfaces
`\clearpage`{=latex}
## Appendix B - Device Summary
The table below briefly describes each of the possible devices that