MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity

minors

Browse Source
This commit is contained in:
b1ackmai1er
2022-11-06 18:24:32 +08:00
parent 5cc85e0444
commit dd47283fda
1 changed files with 2 additions and 2 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Source/Doc/Architecture.md
View File

@@ -2168,7 +2168,7 @@ IM1, the size of the table is the number of vectors chained together.
For IM2, the size of the table is the number of slots in the vector
table.
#### SYSINT Subfunction 0x10) -- Get Interrupt (INTGET)
#### SYSINT Subfunction 0x10 -- Get Interrupt (INTGET)
| _Entry Parameters_
| BC: 0xFC10
@@ -2182,7 +2182,7 @@ On entry, register E must contain an index into the interrupt vector
table. On return, HL will contain the address of the current interrupt
vector at the specified index.
#### SYSINT Subfunction 0x20) -- Set Interrupt (INTSET)
#### SYSINT Subfunction 0x20 -- Set Interrupt (INTSET)
| _Entry Parameters_
| BC: 0xFC20