MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity

Reintegrate wbw -> trunk

Browse Source
This commit is contained in:
wayne
2012-11-23 14:21:38 +00:00
parent 6a71698073
commit ee3616eee2
2 changed files with 12 additions and 11 deletions
Download Patch File Download Diff File Expand all files Collapse all files

22
trunk/Source/uart.asm
View File

@@ -131,8 +131,9 @@ UART0_IST1: ; CHECK FOR STAT0.RDRF (DATA READY)
IN A,(SIO_LSR) ; READ LINE STATUS REGISTER
AND $01 ; TEST IF DATA IN RECEIVE BUFFER
#ENDIF
JP Z,CIO_IDLE ; DO IDLE PROCESSING
LD A,$01 ; SIGNAL DATA PENDING
JP Z,CIO_IDLE ; DO IDLE PROCESSING AND RETURN
XOR A
INC A ; SIGNAL CHAR READY, A = 1
RET
;
;
@@ -153,14 +154,13 @@ UART0_OST:
#IF (PLATFORM == PLT_N8)
IN0 A,(CPU_STAT0)
AND $02
JR Z,UART0_OST
#ELSE
IN A,(SIO_LSR) ; READ LINE STATUS REGISTER
AND $20
JR Z,UART0_OST ; IF NOT REPEAT
#ENDIF
JP Z,CIO_IDLE ; DO IDLE PROCESSING
LD A,$01 ; SIGNAL DATA PENDING
JP Z,CIO_IDLE ; DO IDLE PROCESSING AND RETURN
XOR A
INC A ; SIGNAL BUFFER EMPTY, A = 1
RET
;
;
@@ -205,8 +205,9 @@ UART1_IST:
UART1_IST1: ; CHECK FOR STAT0.RDRF (DATA READY)
IN0 A,(CPU_STAT1) ; READ LINE STATUS REGISTER
AND $80 ; TEST IF DATA IN RECEIVE BUFFER
JP Z,CIO_IDLE ; DO IDLE PROCESSING
LD A,$01 ; SIGNAL DATA PENDING
JP Z,CIO_IDLE ; DO IDLE PROCESSING AND RETURN
XOR A
INC A ; SIGNAL CHAR READY, A = 1
RET
;
;
@@ -223,7 +224,8 @@ UART1_OST:
IN0 A,(CPU_STAT1)
AND $02
JR Z,UART1_OST
JP Z,CIO_IDLE ; DO IDLE PROCESSING
LD A,$01 ; SIGNAL DATA PENDING
JP Z,CIO_IDLE ; DO IDLE PROCESSING AND RETURN
XOR A
INC A ; SIGNAL BUFFER EMPTY, A = 1
RET
#ENDIF