MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 22:43:15 -06:00
Code Issues Projects Releases Wiki Activity
900 Commits 2 Branches 381 Tags
fbcaeeb6a28dbfd1d65f9c7a1405beaaabbdfb9a
Commit Graph

8 Commits

Author SHA1 Message Date
Wayne Warthen
782bcba9f7 Cleanup 2019-10-05 13:58:30 -07:00
Wayne Warthen
0b661442c5 SIO & ACIA Driver Updates 2019-08-04 17:51:29 -07:00
Wayne Warthen
9a3e3e443c SC126 Diag Port 
Make diagnostic port existence and port address configurable.
 2019-07-11 19:25:40 -07:00
Wayne Warthen
e3805d4138 Minor Cleanup 2019-04-22 16:03:02 -07:00
Wayne Warthen
0fe4c5e6f8 Finalize v2.9.1 Prerelease 9 
Stability fixes.
 2019-02-19 13:41:14 -08:00
Wayne Warthen
64f2e37ffb Add IM0 Mode to ACIA Driver 2018-08-03 16:46:44 -07:00
Wayne Warthen
231239f43f Finalize v2.9.0 Prerelease 0 
- New function dispatching logic
- Refactored interrupt management
 2018-01-16 16:30:37 -08:00
Wayne Warthen
9635d5933e Finalize v2.8.6 Prerelease 0 
Adds ACIA support
Adds IM1 interrupt chaining
Fixes IDE SETFEAT issue
 2017-11-21 17:04:23 -08:00