mirror of https://github.com/wwarthen/RomWBW.git
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
39 lines
1.4 KiB
39 lines
1.4 KiB
ZZRCC has no real ROM. It has a single 512K RAM chip. There
|
|
are two startup modes supported by RomWBW.
|
|
|
|
The normal startup mode treats the first 256KB like ROM and the second
|
|
256KB as RAM. The first 256KB (pseudo-ROM) must be preloaded by the
|
|
ZZRCC CF Loader. This mode simulates a normal ROM-based RomWBW
|
|
startup.
|
|
|
|
Bank Contents Description
|
|
---- -------- -----------
|
|
0x0 BOOT Boot Bank (HBIOS image) +
|
|
0x1 IMG0 ROM Loader, Monitor, ROM OSes |
|
|
0x2 IMG1 ROM Applications | Pseudo-ROM
|
|
0x3 IMG2 Reserved |
|
|
0x4-0x7 ROMD ROM Disk Banks +
|
|
0x8 BIOS HBIOS Bank (operating)
|
|
0x9-0xB RAMD RAM Disk Banks
|
|
0xC BUF OS Buffers (CP/M3)
|
|
0xD AUX Aux Bank (CP/M 3, BPBIOS, etc.)
|
|
0xE USR User Bank (CP/M TPA, etc.)
|
|
0xF COM Common Bank, Upper 32KB
|
|
|
|
The ROMless startup mode treats the entire 512KB as RAM. The entire
|
|
512KB of RAM (less the top 32KB) must be preloaded by the ZZRCC CF
|
|
Loader. There will be no ROM disk available under RomWBW. There
|
|
will be a RAM Disk and it's initial contents will be seeded by the
|
|
image loaded by the CF Loader.
|
|
|
|
Bank Contents Description
|
|
-------- -------- -----------
|
|
0x0 BIOS HBIOS Bank (operating)
|
|
0x1 IMG0 ROM Loader, Monitor, ROM OSes
|
|
0x2 IMG1 ROM Applications
|
|
0x3 IMG2 Reserved
|
|
0x4-0xB RAMD RAM Disk Banks
|
|
0xC BUF OS Buffers (CP/M3)
|
|
0xD AUX Aux Bank (CP/M 3, BPBIOS, etc.)
|
|
0xE USR User Bank (CP/M TPA, etc.)
|
|
0xF COM Common Bank, Upper 32KB
|
|
|