mirror of https://github.com/wwarthen/RomWBW.git
You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
18 lines
709 B
18 lines
709 B
FPGA Z80 has no real ROM. It has a single 512K RAM chip.
|
|
|
|
The ROMless startup mode treats the entire 512KB as RAM. 384KB of RAM
|
|
must be preloaded by the FPGA Monitor CF Loader. There will be no ROM
|
|
disk available under RomWBW. There will be a RAM Disk and it's initial
|
|
contents will be seeded by the image loaded by the CF Loader.
|
|
|
|
Bank Contents Description
|
|
-------- -------- -----------
|
|
0x0 BIOS HBIOS Bank (operating)
|
|
0x1 IMG0 ROM Loader, Monitor, ROM OSes
|
|
0x2 IMG1 ROM Applications
|
|
0x3 IMG2 Reserved
|
|
0x4-0xB RAMD RAM Disk Banks
|
|
0xC BUF OS Buffers (CP/M3)
|
|
0xD AUX Aux Bank (CP/M 3, BPBIOS, etc.)
|
|
0xE USR User Bank (CP/M TPA, etc.)
|
|
0xF COM Common Bank, Upper 32KB
|
|
|