MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity

SCC Tweaks for Interrupt Mode 2

Browse Source
This commit is contained in:
Wayne Warthen
2026-01-16 13:56:17 -08:00
parent 3fe68d3f9a
commit 60c4f58fb4
6 changed files with 51 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
Source/HBIOS/std.asm
View File

@@ -1104,6 +1104,8 @@ INT_PIO1A .EQU 11 ; ZILOG PIO 1, CHANNEL A
INT_PIO1B .EQU 12 ; ZILOG PIO 1, CHANNEL B
INT_SIO0 .EQU 13 ; ZILOG SIO 0, CHANNEL A & B
INT_SIO1 .EQU 14 ; ZILOG SIO 1, CHANNEL A & B
INT_SCC0 .EQU 13 ; ZILOG SCC 0, CHANNEL A & B ; OVERLAPS SIO0!!!
INT_SCC1 .EQU 14 ; ZILOG SCC 1, CHANNEL A & B ; OVERLAPS SIO1!!!
#ENDIF
#IF ((CPUFAM == CPU_Z280) & (INTMODE >= 2))
@@ -1125,6 +1127,8 @@ INT_PIO0A .EQU 9 ; ZILOG PIO 0, CHANNEL A
INT_PIO0B .EQU 10 ; ZILOG PIO 0, CHANNEL B
INT_PIO1A .EQU 11 ; ZILOG PIO 1, CHANNEL A
INT_PIO1B .EQU 12 ; ZILOG PIO 1, CHANNEL B
INT_SCC0 .EQU 13 ; ZILOG SCC 0, CHANNEL A & B
INT_SCC1 .EQU 14 ; ZILOG SCC 1, CHANNEL A & B
#ENDIF