Browse Source

RCZ80 skz Config Tweaks

The watchdog I/O port for RCZ80_skz_std was misconfigured.
pull/501/head
Wayne Warthen 1 year ago
parent
commit
9c815a6b4c
  1. BIN
      Doc/RomWBW Applications.pdf
  2. BIN
      Doc/RomWBW Disk Catalog.pdf
  3. BIN
      Doc/RomWBW Hardware.pdf
  4. BIN
      Doc/RomWBW Introduction.pdf
  5. BIN
      Doc/RomWBW System Guide.pdf
  6. BIN
      Doc/RomWBW User Guide.pdf
  7. 2
      ReadMe.md
  8. 2
      ReadMe.txt
  9. 3
      Source/Doc/Hardware.md
  10. 3
      Source/HBIOS/Config/RCZ80_easy_std.asm
  11. 2
      Source/HBIOS/cfg_RCZ80.asm
  12. 2
      Source/HBIOS/hbios.asm

BIN
Doc/RomWBW Applications.pdf

Binary file not shown.

BIN
Doc/RomWBW Disk Catalog.pdf

Binary file not shown.

BIN
Doc/RomWBW Hardware.pdf

Binary file not shown.

BIN
Doc/RomWBW Introduction.pdf

Binary file not shown.

BIN
Doc/RomWBW System Guide.pdf

Binary file not shown.

BIN
Doc/RomWBW User Guide.pdf

Binary file not shown.

2
ReadMe.md

@ -7,7 +7,7 @@
**RomWBW Introduction** \
Version 3.5 \
Wayne Warthen ([wwarthen@gmail.com](mailto:wwarthen@gmail.com)) \
27 Jan 2025
30 Jan 2025
# Overview

2
ReadMe.txt

@ -1,6 +1,6 @@
RomWBW Introduction
Wayne Warthen (wwarthen@gmail.com)
27 Jan 2025
30 Jan 2025

3
Source/Doc/Hardware.md

@ -831,6 +831,9 @@ program the image into the first 512KB of the ROM for now.
#### Notes:
- CPU speed will be dynamically measured at startup if DSRTC is present
- When disabled, watchdog requires /IM to be pulsed. If an RCBus module
holds the CPU in WAIT for more than this, the watchdog will fire when
disabled with random consequences. The Pico SD does this at power-on.
`\clearpage`{=latex}

3
Source/HBIOS/Config/RCZ80_easy_std.asm

@ -56,13 +56,12 @@ AUTOCON .SET TRUE ; ENABLE CONSOLE TAKEOVER AT LOADER PROMPT
;
CPUOSC .SET 10000000 ; CPU OSC FREQ IN MHZ
INTMODE .SET 2 ; INTERRUPTS: 0=NONE, 1=MODE 1, 2=MODE 2, 3=MODE 3 (Z280)
WDOGMODE .SET WDOG_EZZ80 ; WATCHDOG MODE: WDOG_[NONE|EZZ80|SKZ]
;
CTCENABLE .SET TRUE ; ENABLE ZILOG CTC SUPPORT
CTCTIMER .SET TRUE ; ENABLE CTC PERIODIC TIMER
CTCMODE .SET CTCMODE_CTR ; CTC MODE: CTCMODE_[NONE|CTR|TIM16|TIM256]
CTCOSC .SET 921600 ; CTC CLOCK FREQUENCY
WDOGMODE .SET WDOG_EZZ80 ; WATCHDOG MODE: WDOG_[NONE|EZZ80|SKZ]
WDOGIO .SET $6F ; WATCHDOG REGISTER ADR
;
FPLED_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL LEDS
FPSW_ENABLE .SET TRUE ; FP: ENABLES FRONT PANEL SWITCHES

2
Source/HBIOS/cfg_RCZ80.asm

@ -100,7 +100,7 @@ SKZENABLE .SET FALSE ; ENABLE SERGEY'S Z80-512K FEATURES
SKZDIV .SET DIV_1 ; UART CLK (CLK2) DIVIDER FOR Z80-512K
;
WDOGMODE .SET WDOG_NONE ; WATCHDOG MODE: WDOG_[NONE|EZZ80|SKZ]
WDOGIO .SET $6E ; WATCHDOG REGISTER ADR
WDOGIO .SET $6F ; WATCHDOG REGISTER ADR
;
FPLED_ENABLE .SET FALSE ; FP: ENABLES FRONT PANEL LEDS
FPLED_IO .SET $00 ; FP: PORT ADDRESS FOR FP LEDS

2
Source/HBIOS/hbios.asm

@ -2609,7 +2609,7 @@ HB_CPU3:
; SK Z80-512K CLOCK INITIALIZATION
;--------------------------------------------------------------------------------------------------
;
#IF (SKZENABLE)
#IF ((SKZENABLE) | (WDOGMODE != WDOG_NONE))
;
;;; LOCATION OF THIS CODE???
;

Loading…
Cancel
Save