MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity
1,252 Commits 2 Branches 380 Tags
9857dda5b5ab2fb28f081eeff74826bddcd92eaf
Commit Graph

33 Commits

Author SHA1 Message Date
Wayne Warthen
b3ec557ab9 CIO DEVICE API update 
- Updates DEVICE call for all CIO devices to return unit mode and I/O base address
- Improved experimental XModem (XMX.COM) that uses direct hardware I/O for UART and USB-FIFO devices
 2020-05-26 15:33:31 -07:00
Wayne Warthen
3f46921c6c Change PANIC behavior a bit 
- Also includes a fix for a build issue in PPIDE identified by Richard Deane.
 2020-05-18 15:33:28 -07:00
Wayne Warthen
4ce0e1f657 Handle CTC anomaly 
Small update to accommodate CTC behavior that occurs when the CTC trigger is more than half the CTC clock.
 2020-04-20 13:08:49 -07:00
Wayne Warthen
98463d6774 Update ACIA detection 
ACIA should no longer be detected if there is also a UART module in the system.
 2020-04-19 17:11:54 -07:00
Wayne Warthen
8ad2bdbb29 SIO driver now CTC aware 
The SIO driver can now use a CTC (if available) to provide much more flexible baud rate programming.
 2020-04-17 11:25:28 -07:00
Wayne Warthen
2ebd800482 CTC Refactoring 2019-11-24 20:16:54 -08:00
Wayne Warthen
e4eee85274 ASCI Driver Interrupt Support 
Also refactored XModem overlay
 2019-08-17 20:08:34 -07:00
Wayne Warthen
0b661442c5 SIO & ACIA Driver Updates 2019-08-04 17:51:29 -07:00
Wayne Warthen
086957fd3f SIO Fixes 2019-07-23 18:16:30 -07:00
Wayne Warthen
6f16fdc9d5 Support Multiple SIO Modules 
Updated SIO driver to handle multiple SIO modules w/ auto-detect and protection for phantom ports.
 2019-07-22 17:54:37 -07:00
Wayne Warthen
9a3e3e443c SC126 Diag Port 
Make diagnostic port existence and port address configurable.
 2019-07-11 19:25:40 -07:00
Wayne Warthen
293ca770de SC126 Support and SIO Update 2019-06-21 14:17:46 -07:00
Wayne Warthen
af892d719c Native RC Z180 & Interrupt Framework Improvements 
- Added official support for Steve Cousin's RC2014 Z180 + Native Memory modules (SC111 & SC119).  Thanks to Steve for his assistance with this.
- Improved interrupt framework to remove need to extra stubs for each IM2 interrupt handler.
 2019-05-15 15:30:29 -07:00
Wayne Warthen
e3805d4138 Minor Cleanup 2019-04-22 16:03:02 -07:00
Wayne Warthen
dcbda8806e Add CTC Timer Support 
Add periodic timer interrupt support for CTC platforms Easy Z80 and Zeta 2.  Includes watchdog servicing for Easy Z80.  Default interrupt mode for Easy Z80 and Zeta 2 is now IM2.
 2019-04-20 15:55:25 -07:00
Wayne Warthen
b79c1e7a2f Minor Easy Z80 Tweaks 
Modified naming convention from EZ80 to EZZ80 to avoid confusion with Zilog eZ80 processor.
 2019-03-04 21:33:44 -08:00
Sergey Kiselev
7ba9bd6e67 Add support for Eazy Z80 
Signed-off-by: Sergey Kiselev <skiselev@gmail.com>
 2019-02-27 09:38:05 -08:00
Wayne Warthen
0fe4c5e6f8 Finalize v2.9.1 Prerelease 9 
Stability fixes.
 2019-02-19 13:41:14 -08:00
Wayne Warthen
64f2e37ffb Add IM0 Mode to ACIA Driver 2018-08-03 16:46:44 -07:00
b1ackmai1er
e7cc7906c5 Fixes to port address and cleanups 2018-08-03 22:40:07 +08:00
Wayne Warthen
34f55f6024 Fix Bug in SIO Driver Update 2018-08-02 15:10:46 -07:00
Wayne Warthen
331760cd5c Add IM0 Mode to SIO Driver 2018-08-02 14:51:18 -07:00
Wayne Warthen
42ad81285f Minor Cleanup 2018-08-01 16:36:04 -07:00
b1ackmai1er
e768dc2d5f Add data bit setting support 2018-07-31 23:24:40 +08:00
b1ackmai1er
d0ee99fff2 Inline the serial format code and add stop bit setting 2018-07-30 23:14:15 +08:00
b1ackmai1er
206b3ffcd2 Add configurable baud rate through mode.com 2018-07-29 23:09:58 +08:00
b1ackmai1er
398dec28e9 Add basic support for configurable port and baud 2018-07-29 17:34:20 +08:00
Wayne Warthen
231239f43f Finalize v2.9.0 Prerelease 0 
- New function dispatching logic
- Refactored interrupt management
 2018-01-16 16:30:37 -08:00
Ed
46b74f8e94 Adjust port mapping for Scott Baker's SIO board 2017-11-26 17:47:55 +00:00
Wayne Warthen
d27fa8a587 Add Option for SMB SIO Module 2017-11-24 21:02:32 -08:00
Wayne Warthen
9635d5933e Finalize v2.8.6 Prerelease 0 
Adds ACIA support
Adds IM1 interrupt chaining
Fixes IDE SETFEAT issue
 2017-11-21 17:04:23 -08:00
Wayne Warthen
51a33aaf0b SIO Driver Interrupt Based Receive 2017-11-07 18:21:11 -08:00
Wayne Warthen
a5bb6a2b7e Preliminary RC2014 Support 2017-11-05 18:12:02 -08:00