MirrorRepos/RomWBW
1
0
Fork 1
mirror of https://github.com/wwarthen/RomWBW.git synced 2026-02-06 14:11:48 -06:00
Code Issues Projects Releases Wiki Activity
2,039 Commits 2 Branches 380 Tags
513ff0b81e8a21b556bb08ccc74fd17fe655e8ed
Commit Graph

271 Commits

Author SHA1 Message Date
Wayne Warthen
322c083531 8242 Support for TMS Driver 
- Added TMSMODE_RCKBD to support an 8242 keyboard combined with TMS video.
- Worked around a syntax issue from uz80as in rz.asm.
- Improved mechanism to handle forcing a UART detection for SIMH.
 2021-10-29 11:11:05 -07:00
b1ackmai1er
3bc8afcc87 Add VDA Read Character function 
For your consideration. Seems to work.
 2021-10-18 20:38:37 +08:00
b1ackmai1er
90a1f814c1 Update hbios.asm 2021-10-16 17:51:33 +08:00
b1ackmai1er
47d9c4008d Prelim speed management framework 2021-10-16 01:59:46 +08:00
b1ackmai1er
abee120b4e reorganize test applications. Improve dmamon 
linux build to be fixed yet
 2021-09-26 14:58:15 +08:00
Wayne Warthen
756f538a70 Minor Cosmetic Tweaks 2021-09-23 19:16:52 -07:00
b1ackmai1er
3582fcedc5 Update hbios.asm 2021-09-23 21:03:07 +08:00
b1ackmai1er
c1083ce5b2 Update hbios.asm 2021-09-22 22:19:17 +08:00
b1ackmai1er
145ae8baa1 run time memory size adjustment 2021-09-22 21:34:06 +08:00
b1ackmai1er
2c633d2d13 remove assembly time memory constraints 2021-09-18 11:53:06 +08:00
Wayne Warthen
097777c043 Finalize UART Interrupt Receive 2021-09-14 13:29:20 -07:00
Wayne Warthen
14b005d64e UART Driver Interrupt Driven Receive 
- The UART driver has been enhanced to allow use of interrupt driven receive buffer and RTS flow control.  It will only be used if enabled and the chip detected has no auto-flow control capability.
 2021-09-11 14:01:40 -07:00
Wayne Warthen
74dc98b140 Fix DSKY Initialization 
- Missed a couple things in the last round of DSKY changes.
 2021-08-26 17:23:52 -07:00
Wayne Warthen
4f941de39c Miscellaneous 
- Improve handling of RTC latch shadow
- Hardware auto-detect on DSKY and DSKYNG
- Regen documentation
 2021-08-26 15:24:59 -07:00
Wayne Warthen
80ee13e0f4 Misc 
- Update TUNE.COM to mute sound card at end of playback when playing via HBIOS.
- Update SN76489 sound driver to use proper default port addresses.
- Modify Phil's CPU MHz speed rounding function to round up anytime speed in KHz is withing 500 KHz of next MHz increment.
 2021-08-17 14:55:17 -07:00
Wayne Warthen
9f2a59fea8 Update hbios.asm 
- Fix typo
 2021-08-14 13:22:10 -07:00
Wayne Warthen
8b9be05bea Continuing Disk Image Cleanup 
- Reorganized most of the "common" files into special directories.
- Fixed bug affecting application boot related to ROM checksum test.
- Added support for LiNC sound card at default port address.
 2021-08-14 13:08:59 -07:00
b1ackmai1er
206ed87210 Adjust reported CPU speed 
Round reported CPU Mhz up if  within 20hz of next MHz increment
 2021-08-13 17:48:38 +08:00
Wayne Warthen
ac2f10996a Disk Image Reorg 
Trying to make sense out of the disk image creation process so that it is easier to maintain going forward.  This is just the initial round of changes.
 2021-08-05 16:55:49 -07:00
Wayne Warthen
5e12bc3199 ROM Checksum & Verification 
A ROM checksum is now imbedded at the end of the ROM code banks.  At boot, this checksum is verified with results displayed during boot.
 2021-07-29 13:11:04 -07:00
Wayne Warthen
182e60e700 Fix SPI I/O Contention 
Alan's emulator found an issue where the RTC code could contend with the I2C/SPI signals on SC126.
 2021-07-22 11:20:34 -07:00
Wayne Warthen
e4f638a17a Add Bank Selection to Debug Monitor 
- The debug monitor will not display the current bank id in the prompt
- The debug monitor has a new command to set the current bank for the lower 32K
NOTE: Bank selection is not possible when running under interrupt mode 1.  The command will be rejected with an error.
 2021-07-19 13:44:44 -07:00
Wayne Warthen
ff55b0d8f0 Handle 1MB RAM in MBC Memory Mapper 2021-07-17 15:03:39 -07:00
Wayne Warthen
29878ceefb More DSKY Cleanup 2021-07-15 19:14:16 -07:00
Wayne Warthen
e60bf088c9 DSKY Disk Activity Cleanup 
- The DSKY(ng) can display disk I/O activity as the system runs.  This capability was implemented very erratically.  This update overhauls the mechanism, makes it consistent, and implements it across all disk drivers.
 2021-07-13 17:11:35 -07:00
Dan Werner
111aa66405 add DSKYng features to monitor and boot 2021-07-13 17:03:56 -05:00
Wayne Warthen
f48a7e3974 FLASH4 & Build Fixes 
- Upgraded FLASH4 from Will Sowerbutts to v1.3.5
- Miscellaneous build cleanups
 2021-07-11 15:43:34 -07:00
b1ackmai1er
e9ef9e0c93 dma & i2c changes 
Resync & cleanup
 2021-07-10 12:01:32 +08:00
b1ackmai1er
1603556577 resync 2021-07-10 09:13:23 +08:00
b1ackmai1er
ef71aa7460 Initial ecb-dma support 2021-07-02 15:30:56 +08:00
Wayne Warthen
86e55f7968 Preliminary Support for MBC 
- Added new memory manager to support Andrew Lynch's MBC system.
 2021-06-21 13:28:56 -07:00
Wayne Warthen
e463959fee Minor MKY Driver Enhancements 
- Allow any system timer to drive MKY interrupt, not just the TMS driver interrupt.
- Add a build check to ensure that when MKY is enabled, a system timer is also enabled.
 2021-06-13 15:18:08 -07:00
Wayne Warthen
226c24d666 Move KIO Support to Dedicated Module 2021-06-09 20:01:31 -07:00
Wayne Warthen
b9d1cb12fe Misc. Cleanup 
- No functional changes
 2021-05-26 14:40:30 -07:00
Dean Netherton
3e0771acf3 V9958: Updated TMS driver to support V9958 2021-05-22 16:17:10 +10:00
Dean Netherton
a919292386 Added msx compatible keyboard driver for use in MSX 2021-05-22 16:17:09 +10:00
Dean Netherton
99358a7aaf Initial commit for RP5C01 RTC driver 2021-05-22 16:17:06 +10:00
b1ackmai1er
9fee763265 Architecture support for DS1307 I2C 2021-05-12 12:28:06 +08:00
Wayne Warthen
41061179b5 Miscellaneous 
- Improved Linux build to pass actual processor type to uz80as
- Modified Z280 system timer to handle faster CPU clocks accurately
 2021-04-01 17:08:16 -07:00
Wayne Warthen
ccda402b9b Add Z180 & Z280 timer config settings 
Allows Z180 & Z280 system periodic timer to be enabled/disabled via config.  Enabled by default.
 2021-03-18 10:37:08 -07:00
Wayne Warthen
65db7a3b15 Implement CP/M 3 RTC date setting 2021-03-10 16:42:27 -08:00
Wayne Warthen
db659da876 Build script improvements 
- Allow building a 128KB ROM with 0KB ROM disk
- Move Z280 UART driver to top of device list to make it the highest priority driver for Z280 platforms
 2021-03-08 10:25:13 -08:00
Wayne Warthen
82a8792153 Fix Z280 Cold Restart 2021-03-07 19:01:29 -08:00
Wayne Warthen
33ef02cfc0 Implement BOOTCON 
Added BOOTCON config variable to allow setting the boot console device.  This replaces FORCECON and removes the code that used to rearrange the PCINITTBL.
 2021-03-03 15:12:57 -08:00
Wayne Warthen
d4e7cb8d5f Tweaks 
- Small optimization in Z180 invalid opcode handler
- Improve ZRC disk image generation script
 2021-02-25 13:28:04 -08:00
Wayne Warthen
953dd70052 Z180 Invalid Opcode Tweaks 
Thanks and credit to Phillip Stevens for his significant contributions to this enhancement.
 2021-02-22 18:49:31 -08:00
Wayne Warthen
e17fee85e9 Add Z180 Invalid Opcode Handler 2021-02-22 14:18:01 -08:00
Wayne Warthen
6a46f8b74c Z280 UART Flow Control 
- Implement RTS flow control on Z280 UART using C/T 2 output pin.  Must be supported on PCB and wired properly at serial adapter.
 2021-02-21 13:18:57 -08:00
Wayne Warthen
a1a25465da Bug Fixes 2021-02-20 16:49:36 -08:00
Wayne Warthen
9da58082a7 Z280 Cleanup 2021-02-19 15:47:33 -08:00